

ESCOLA POLITÉCNICA DA UNIVERSIDADE DE SÃO PAULO

DEPARTAMENTO DE ENGENHARIA MECÂNICA

TRABALHO DE FORMATURA

**“RETRO-FITTING E ANÁLISE DE UMA MÁQUINA
DE ENSAIO DE TRAÇÃO”**

PAULO FIGUEIREDO CHEIDA MOTA

ORIENTADOR : PROFESSOR DR. VALTER F. A. ALVES

1996

Aos meus pais.

AGRADECIMENTOS

A todos que contribuíram com a realização deste trabalho, especialmente:

Ao professor Valter, pela orientação;

Aos funcionários da Iochpe-Maxion S.A. - Divisão de Motores;

A Luís Eduardo Vicente Catta-Preta, supervisor da Garantia da Qualidade pela oportunidade profissional única;

Aos Técnicos do Laboratório de Metrologia e Metalurgia da Iochpe-Maxion;

Aos funcionários da Instrumentação da Iochpe-Maxion, que me forneceram os recursos para a minha pesquisa;

Aos professores e funcionários da Escola Politécnica;

A minha família, pela compreensão e apoio.

SUMÁRIO

Este trabalho tem como objetivo projetar um sistema de aquisição de dados confiável e de baixo custo para uso em uma máquina de ensaio de tração.

Após a avaliação inicial, foi constatado que, com componentes comuns, facilmente encontrados no mercado, é possível construir um sistema de aquisição de sinais simples, adequado às necessidades do projeto.

Grande parte das tarefas da aquisição de dados - controle do equipamento, tratamento do sinal - pode ser realizado por software, tornando desnecessário a inclusão de circuitos adicionais de controle na placa, reduzindo o custo final do equipamento.

RESUMO

No capítulo 1 são expostos os motivos da realização do trabalho, as necessidades práticas e os recursos disponíveis à época do início do projeto.

No capítulo 2, o problema é inicialmente analisado, com levantamento de especificações e modelagem. Algumas soluções são propostas e analisadas criticamente. A solução que será estudada de forma mais aprofundada é escolhida.

No capítulo 3 é executado o projeto da solução escolhida no capítulo anterior. É projetado e construído um protótipo de uma placa de aquisição de sinais analógicos, para a automação das medições.

No capítulo 4 é feita a conclusão do trabalho, assim como considerações surgidas após a realização deste.

ÍNDICE

Capítulo 1 - Introdução

- 1.1 - Apresentação do problema.
- 1.2 - Estabelecimento da necessidade.

Capítulo 2 - A Escolha do Projeto

- 2.1 - Características do projeto.
- 2.2 - Formulação do sistema.
- 2.3 - Síntese de soluções.
- 2.4 - Escolha da melhor solução.

Capítulo 3 - Execução do Projeto.

- 3.1 - Especificação do projeto.
- 3.2 - Análise detalhada da solução.
- 3.3 - Projeto do protótipo.
- 3.4 - Teste do protótipo.

Capítulo 4 - Conclusões

Bibliografia

Anexos:

- 1 - Desenhos dos circuitos da placa.
- 2 - Programa de teste da placa.
- 3 - Data sheets dos circuitos integrados.
- 4 - Catálogos.

CAPÍTULO 1 - INTRODUÇÃO

1.1 - APRESENTAÇÃO DO PROBLEMA

O laboratório metalúrgico da Divisão de Motores da Iochpe-Maxion S.A. possui uma máquina de ensaio universal modelo RH-30 TU [Figura 1] fabricada pela SHIMADZU.

A máquina de ensaio é do tipo "mole", de acionamento hidráulico. O movimento da máquina é acionado por uma bomba radial de 7 pistões [Figura 2]. O fluido hidráulico movimenta o êmbolo que faz subir a mesa. A máquina é capaz de fazer dois tipos de ensaio: o cabeçote superior da máquina faz os ensaios de tração, enquanto que o cabeçote inferior realiza os de compressão [Figura 3].

Capacidade da máquina : 30 toneladas.

Curso máximo do ensaio : 200 mm.

Dados: [SHIMADZU]




Figura 1 - Máquina - [SHIMADZU]




Figura 2 - Bomba e mecanismo hidráulico [SHIMADZU]




Figura 3 - Mecanismo hidráulico [SHIMADZU]

A máquina possui um traçador eletro-mecânico para obter a curva tensão-deslocamento em um gráfico. Este traçador é composto de um cilindro movido por meio de um cabo ligado à mesa e uma pena conectada eletricamente ao sensor de pressão hidráulica da máquina. Este sistema não permite uma resolução satisfatória das deformações, já que uma amplificação mecânica resultaria em perda de precisão.

Nas atividades do laboratório metalúrgico da empresa, os objetivos principais dos ensaios são a medição da resistência e dos limites de escoamento e de ruptura, para fins de inspeção de amostras destinadas à produção.

Para a medição do limite de ruptura, a máquina apresenta desempenho satisfatória, pois para isso é suficiente apenas a leitura do ponteiro de arraste do medidor de carga, que indica a tensão máxima suportada pela amostra.

Na medição do alongamento de materiais resistentes, o traçador não permite uma boa verificação da inclinação da curva tensão-deformação, pelo deslocamento ser muito pequeno, e a amplificação mecânica deste deslocamento não ser satisfatória. O mesmo problema ocorre para materiais que tem o limite de escoamento pouco definido, quando é

necessário obter a tensão pela curva do alongamento de 0,2%.

Para resolver estes problemas, atualmente recorre-se ao uso de um strain-gage colado ao corpo de prova [Figura 4] ou de um clip-gage, sendo a medição sendo feita passo a passo, variando-se a carga e anotando os resultados manualmente. Este método é muito demorado e passível de erro. São necessários dois operadores para realizar a medição. Além disso, poucos pontos são obtidos.




Figura 4 - Strain Gage

1.2 - ESTABELECIMENTO DA NECESSIDADE

É preciso, com o aproveitamento da máquina existente, a adaptação de um sistema de controle e medição em tempo real para execução dos ensaios. Em um único passo, devem ser obtidos a resistência, o limite de alongamento e o limite de ruptura.

O sistema deve dar suporte a ensaios repetitivos. Os dados referentes aos ensaios devem ser armazenados para análise estatística de lote. A interferência do operador nos ensaios deve ser a mínima possível.

As alterações estruturais na máquina devem ser mínimas, para evitar o comprometimento da precisão da máquina. A máquina passa por aferições anuais realizadas por empresa de metrologia externa.

O custo da instalação deve ser o menor possível, com aproveitamento de materiais e recursos disponíveis na empresa.

CAPÍTULO 2 - A ESCOLHA DO PROJETO

Os procedimentos para o projeto podem ser encontrados em [MADUREIRA, 1993].

2.1 - CARACTERÍSTICAS DO PROJETO

Características funcionais

a) Desempenho : medição contínua da tensão e do deslocamento, controle automático da pressão hidráulica, ensaios repetitivos automáticos. Precisão de 0.005 mm na medição dos deslocamentos.

b) Segurança : parada de emergência automática da máquina em caso de pane no controlador. Limitador de curso da mesa. Impedimento da quebra do strain-gage.

Características operacionais

a) Durabilidade : vida útil dos componentes de pelo menos 4 anos.

b) Confiabilidade : manutenção da precisão entre aferições anuais.

2.2 - FORMULAÇÃO DO SISTEMA

Entradas desejáveis:

- dimensões do corpo de prova
- geometria do corpo de prova
- material do corpo de prova
- tamanho do lote a ser ensaiado

Saídas desejáveis (objetivos):

- gráfico tensão-deformação
- obtenção dos limites de escoamento e resistência
- análise estatística do lote
- comunicação de dados com outro computador

Entradas indesejáveis:

- erros na informação sobre o corpo de provas
- ensaio realizado sem o corpo de provas
- queda na alimentação do controlador

Saídas indesejáveis:

- quebra do strain-gage
- excesso de pressão hidráulica no sistema

2.3 - SÍNTESE DE SOLUÇÕES

Funções	Alternativas		
	A	B	C
1. Controle do sistema	Microcomputador	Microcomputador	Placa Microprocessada com comunicação para Microcomputador
2. Medição do deslocamento	Strain-Gage + LVDT	Strain-Gage + Polia e Potenciômetro	Strain-Gage + Régua Resistiva
3. Medição das tensões	Sinal do registrador elétrico	Potenciômetro conectado ao eixo do ponteiro indicador da carga	Transdutor de pressão
4. Controle da carga	Motor DC atuando na válvula já existente	Servo-Válvula	Válvula proporcional + controlador PID
5. Aquisição dos dados	Condicionador de Sinais + Amplificador + Placa A/D	Amplificador + Placa A/D	Amplificador + Placa A/D
6. Saída do sinal de controle da carga	Relés	Placa D/A + Amplificador	Placa D/A + Amplificador

Solução A:

O laboratório tem disponível um microcomputador compatível com IBM PC-XT, usado. É preferível implementar o sistema em uma linguagem de fácil depuração como Turbo Pascal, a programar uma placa de controle em código de máquina. A comunicação dos sensores e atuadores (conversor D/A, amplificadores, relés) com o computador deve ser implementada em placas conectadas aos slots.

Foi considerado o aproveitamento da medida da pressão hidráulica já existente, utilizada pelo registrador elétrico. O sinal deve ser condicionado por um amplificador para ficar compatível com o conversor A/D.

A medida das deformações, para pequenos deslocamentos será feito com um clip-gage fixado ao corpo de prova. A saída elétrica passa por um amplificador e é amostrada pelo conversor A/D. Para grandes deslocamentos, a posição é medida por um LVDT e o sinal é alimentado no A/D por um condicionador.

O controle da carga é feito por um motor elétrico com redutor, acionando a válvula de controle hidráulica. O computador aciona motor através de uma placa de relés. Sensores de fim de curso impedem

que se exceda o ângulo máximo de acionamento. A posição da válvula é medida por um potenciômetro linear, conectado ao conversor A/D. O esquema da solução A está representado na figura 5.




Figura 5 - Solução A

Solução B:

Assim como a solução A, também tem o controle do sistema feito pelo computador.

Para medir a carga, é utilizado um potenciômetro conectado ao eixo do ponteiro da máquina. Como é possível a mudança da escala, devem ser obtida por meio de um switch rotativo a escala de carga sendo indicada pelo ponteiro.

A medida das deformações, para pequenos deslocamentos será feito com um clip-gage fixado ao corpo de prova. A saída elétrica passa por um amplificador e é amostrada pelo conversor A/D. Para grandes deslocamentos, a posição é medida por um potenciômetro ligado ao eixo da polia que acionava o registrador elétrico.

O controle de carga é feito utilizando-se uma servo-válvula. O sinal de alimentação da válvula é gerado digitalmente pelo computador, convertido por um D/A e depois amplificado.

O esquema da solução B pode ser visto na Figura 6.




Figura 6 - Solução B

Solução C:

Para o controle do sistema deve ser projetado um controlador microprocessado com interface para microcomputador. O controlador deve possuir em seu programa ciclos de diagnóstico e calibração. A principal vantagem do controlador é dos testes serem efetuados independentemente do tratamento dos dados, por não haver ocupação do computador com o controle.

A carga deve ser medida por um transdutor de pressão conectado ao sistema hidráulico. O próprio sinal do transdutor serve de alimentação para o controle da válvula proporcional, que controla a carga.

A medida das deformações, para pequenos deslocamentos será feito com um clip-gage fixado ao corpo de prova. A saída elétrica passa por um amplificador e é amostrada pelo conversor A/D. Para grandes deslocamentos, a posição é medida por uma régua resistiva. A Figura 7 representa a solução C.




Figura 7 - Solução C

2.4 - ESCOLHA DA MELHOR SOLUÇÃO

A solução C foi descartada em razão da complexidade e custo.

A placa microprocessada requer um gasto muito grande com o projeto de hardware e software. A conexão do transdutor de pressão e da válvula de controle exige grandes mudanças na tubulação da máquina e pode alterar seu comportamento e capacidade. A régua resistiva pode não resistir ao choque que a máquina sofre na ruptura do corpo de prova.

As soluções A e B são aceitáveis, desde que a precisão obtida na medição do deslocamento seja de 0,005 mm.

Na solução A, pode ser empregado um LVDT com curso linear de 20,000 mm.

Na solução B, caso se utilize a polia original, de 90 mm de diâmetro, o comprimento para uma volta é de 282,74 mm. Para obter 0,005 mm de resolução, a precisão do potenciômetro deveria ser de 0,00637 graus, impossível de ser alcançada. (1 grau = 0,799 mm). Se é utilizada uma polia menor, deve ser considerado o efeito do diâmetro do fio, não desprezível.

O objetivo é ter uma definição de 20 pontos para 0,2% de alongamento de um corpo de prova de 50 mm de comprimento útil.

$50 \text{ mm} \times 0,2\% = 0,1 \text{ mm}$. $0,1 \text{ mm} = 20 \text{ pontos} \Rightarrow 1 \text{ ponto} = 0,005 \text{ mm}$.

A placa A/D disponível é de 12 bits, com resolução de 4096 pontos. Portanto, para uma resolução de 0,005 mm, o máximo comprimento mensurável é de 20,48 mm.

No projeto básico deverá também ser considerado o uso de um conversor A/D de 16 bits. Para não haver erros na obtenção das curvas de força e deslocamento, os sinais devem ser amostrados simultaneamente por meio de "sample-hold". Precisão de Medição : 0,005 mm, para um comprimento de amostra máximo de 200 mm; 0,5 Kgf para carga, de um máximo de 30 Tf.

Conclusão:

A necessidade real do laboratório é a obtenção dos resultados dos ensaios em forma gráfica com uma precisão razoável. Os funcionários do laboratório precisam de relatórios que indiquem a condição do lote.

O laboratório faz análise de componentes comprados externamente e produzidos na fábrica. A maior

dificuldade nos ensaios é a obtenção do valor dos limites convencionais de escoamento (0,2% , 0,5%), que são indicados nas especificações dos materiais das peças.

Não há necessidade de análises estatísticas complexas nas amostras, uma vez que o laboratório apenas se preocupa em constatar a conformidade ou não de um determinado lote.

Para a escolha definitiva do projeto, as características da solução escolhida previamente, Solução "A", serão reavaliadas, adequando melhor o projeto às necessidades e possibilidades de execução. A solução mais adequada é a A, devendo ser mais detalhada no projeto básico.

CAPÍTULO 3 - EXECUÇÃO DO PROJETO.

3.1 - ESPECIFICAÇÃO DO PROJETO.

Automação das Medições:

É preciso que o registro das medições seja automático, que o operador não necessite anotar os valores. O processo do ensaio não necessita ser totalmente automático, pois sempre é necessária a presença do operador, por questões de segurança.

Capacidade de Calcular:

Quando solicitado, deve fornecer os valores da tensão máxima, e calcular o limite de escoamento automaticamente.

Facilidade de Operação:

A máquina com o novo sistema não deve ser mais complicado ou demandar mais tempo para operar do que no estado original.

Segurança:

Se não há condições de prevenir, ao menos a máquina não deve ter disposição ou possibilidade de provocar acidentes.

Apresentação:

A aparência deve apresentar e transmitir confiança.

Espaço Ocupado:

O espaço do laboratório é reduzido e caro para a empresa, por ser considerado "área não produtiva".

Custo:

O volume de recursos despendidos com o projeto, deve ser o menor possível.

3.2 - ANÁLISE DETALHADA DA SOLUÇÃO.

Controle do sistema por Microcomputador. O microcomputador já é possuído pelo laboratório e encontra-se atualmente sem utilização. (Custo baixo). Os recursos já presentes no computador podem ser utilizados (Armazenamento de resultados, possibilidade de comunicação com outras máquinas, conexão com impressora), reduzindo ainda mais o custo e o espaço ocupado. A complexidade de se projetar e fazer placas de aquisição de sinais e controle é muito menor do que a de se projetar uma placa microprocessada (praticamente o projeto de um computador).

Medição do deslocamento por Strain-Gage + LVDT. Um clip-gage, com seu próprio condicionador de sinais e display já está disponível. A saída elétrica do condicionador de sinais é da ordem de 1 mV. Este sinal deve ser amplificado para a aquisição pela placa. Este sistema é o mais adequado para pequenos deslocamentos, como o ensaio para se obter os limites convencionais de escoamento. Pelas suas características de fixação, pode se garantir a medida comprimento do corpo de prova que está se deformando devido à tensão.

O LVDT, para esta máquina, é inadequado para medir grandes deslocamentos. Um transdutor linear de posição (Régua resistiva de pista plástica) [Figura 8] possibilita maiores deslocamentos, sem a necessidade de circuitos de apoio complexos.




Figura 8 - Transdutor Linear de Posição modelo LT
[GEFRAN BRASIL]

Controle da carga : a automação total das medidas foge ao propósito deste estudo. O laboratório não necessita de uma máquina que funcione sozinha, pois o volume de amostras analisadas é pequeno. Apenas é preciso que os dados sejam coletados assim que a máquina é operada, sem a intervenção do operador.

Medição das tensões: o sinal do traçador elétrico não deve ser utilizado, uma vez que não é considerado confiável, tendo em vista a idade da máquina. Para medir as tensões, deve ser utilizado um transdutor de pressão [Figura 9][GEFRAN, modelo TP]. O valor da pressão indicada deve ser transformada em força.



Figura 9 - Transdutor de Pressão série TP
[GEFRAN BRASIL]

Aquisição dos dados: não sendo utilizado o LVDT, não há a necessidade de um condicionador de sinais especializado para ele. Os sinais que estão em milivolts ou em pequenos valores de corrente devem ser amplificados. Para a transferência de dados para o microcomputador será usada uma placa conversora

Analógica/Digital, que converte as grandezas em Volts para valores em bits (valores discretos).

Saída do sinal de controle da carga: o controle da carga será manual. O operador deverá parar a máquina para retirar o clip-gage do corpo de prova antes de prosseguir com o ensaio.

3.3 - PROJETO DO PROTÓTIPO

O protótipo para aquisição de dados é uma placa conversora Analógica/Digital, com possibilidade de ler dados de até 8 canais.

O ponto de partida para o projeto da placa é o Circuito Integrado ADC574A [BURR-BROWN], conversor A/D com 12 bits de resolução. Este circuito, fabricado pela Burr-Brown tem um tempo de conversão mínimo de 25 ms, adequado para a aplicação. Pode ser alimentado com $\pm 12V$, disponível da fonte do computador. Comunica-se com o barramento do computador com 8 ou 12 bits por vez.

Para estabilizar o sinal a ser convertido, é utilizado um Circuito Integrado SHC298A [BURR-BROWN], Sample/Hold analógico, que armazena o sinal amostrado em um capacitor pelo tempo necessário para o circuito A/D fazer a conversão. O circuito SCH298A permite que o sinal amostrado tenha precisão de 12 bits, sendo compatível com o conversor.

Para selecionar a fonte do sinal amostrado, o circuito MC14051 [MOTOROLA], multiplexador analógico, possibilita o chaveamento em estado sólido, sem introduzir ruídos no sinal.

O circuito 74LS373 [TEXAS INSTRUMENTS], mantém os sinais de controle da placa mesmo quando ela não está sendo acessada pelo programa.

O circuito 74LS244 [TEXAS INSTRUMENTS] impede que o barramento do conversor A/D entre em curto com o computador, isolando e só permitindo a passagem de sinal quando o programa solicita a leitura do conversor.

O circuito decodificador de endereços, controla o acesso de leitura e escrita na placa, assim como o envio de comandos para os demais circuitos integrados, foi formado com 3 portas Not OU (74LS02) [TEXAS INSTRUMENTS] e o circuito integrado 74LS688 [TEXAS INSTRUMENTS] (Comparador octal).

Ao invés de se implementar uma lógica complexa, o circuito 74LS688, permite descobrir quando é acessado o endereço da placa, pré-programado através do DIP-SWITCH. Desse modo, é possível alterar o endereço da placa quando o mesmo se encontra em uso por outros periféricos do computador.

Os componentes de apoio (resistências, capacitores) foram colocados conforme sugerido nos Data-Sheets dos circuitos integrados.

O circuito elétrico da placa está representado no [Desenho 1 - anexo].

Foi estudado uma configuração alternativa para a placa, com os sample/hold antes do multiplexador, para melhor isolamento dos sinais e maior velocidade de aquisição, sem atraso entre um sinal e outro. [Desenho 2 - anexo]

O protótipo da placa [Figura 10] foi montado em Wire-wrap em uma proto-board compatível com IBM-PC de 8 bits. Este tipo de montagem não é recomendado para montagens de precisão por poder sofrer interferências.




Figura 10 - Proto-Board

A proto-board se encaixa em um slot padrão ISA (Industry Standard Architecture) de 8 ou 16 bits [Figura 11]. A transferência de dados e comandos entre a placa e o computador se dá em blocos de 8 bits.




Figura 11 - Placa encaixada no Slot padrão ISA

3.4 - TESTE DO PROTÓTIPO

A placa aquisita sinais na faixa de -5 a +5V.

Um programa escrito na linguagem Turbo Pascal 6.0 é utilizado para testar o funcionamento da placa. No lugar da régua linear e do transdutor de pressão, é utilizado um gerador de sinais.

Por medida de segurança, o sinal máximo é de +5V, por ser utilizada a fonte do próprio computador, onde a placa está instalada.

CAPÍTULO 4 - CONCLUSÕES

Para adquirir os sinais e controlar a placa, é possível manter o circuito eletrônico simples, investindo apenas na sofisticação do software. Pode ser introduzido o tratamento dos sinais e redução de ruídos.


Mas o maior número de funções adicionadas por software requer maior capacidade no computador que controla a placa, assim como dedicação total do equipamento a este controle.

BIBLIOGRAFIA


- SOUZA, S.A. "ENSAIOS MECÂNICOS DE MATERIAIS METÁLICOS", EDITORA EDGARD BLÜCHER LTDA, SÃO PAULO, BRASIL, 1974
- DIETER, G.E. "MECHANICAL METALLURGY", MCGRAW-HILL, LONDON, U.K., 1988.
- MADUREIRA, O.M. "PMC-475 - METODOLOGIA DO PROJETO", EPUSP, 1993.
- BURR-BROWN "BURR-BROWN IC DATA BOOK".
- TEXAS INSTRUMENTS "TTL DATA BOOK".
- MOTOROLA "DATA BOOK".
- DIAS JÚNIOR, W.A., "MICROPROCESSADORES 8086/8808: HARDWARE & SOFTWARE", EDITORA MCGRAW-HILL LTDA., SÃO PAULO, BRASIL, 1990.
- SHIMADZU "SHIMADZU UNIVERSAL TESTING MACHINES - TYPE RH - INSTRUCTION FOR USE.", SHIMADZU SEISAKUSO LTD, KYOTO, JAPAN.

Anexo 1


Desenhos dos circuitos da placa



Title Placa de Aquisicao de Dados			
Configuracao com 1 Sample/Hold			
Size	Number	Desenho	Rev
A3		1	7
Date	21/10/96	Drawn by	Paulo Chelido
Filename	PLC.S01	Sheet	1 of 1



Title Placa de Aquisicao de Dados			
Configuracao com 2 Sample/Hold			
Size	Number	Desenho 2	Rev 3
A3			
Date	22/10/96	Drawn by Paulo Chelida	Sheet 1 of 1
Filename	PLC_25H.S01		



Title Placa de Aquisicao de Dados			
Configuracao sem Multiplexador			
Size	Number	Desenho 3	Rev 2
A3			
Date	23/10/96	Drawn by Paulo Chelido	
Filename	PLC_NOMX.S01	Sheet 1	of 1

Anexo 2

Programa de teste da placa

```
program Placa;
uses CRT, DOS;
const Porta : integer = $0300;

function le_placa1 : integer; { Conversao de 8 bits }
var temp,i : integer;
begin
  port[Porta] := $0b; { Sample }
  port[Porta] := $03; { Hold }
  port[Porta] := $02; { Inicia Conversao de 8 bits }
  port[Porta] := $01; { Permite a saida dos 8 bits mais significativos }
  for i := 1 to 10 do ;
    temp := Port[Porta]; { Leitura dos bits }
    le_placa1 := temp;
  end;
end;

function le_placa10 : integer; { Conversao de 8 bits }
var temp,i : integer;
begin
  port[Porta] := $0b; { Sample }
  port[Porta] := $03; { Hold }
  port[Porta] := $00; { Inicia Conversao de 8 bits }
  port[Porta] := $01; { Permite a saida dos 8 bits mais significativos }
  for i := 1 to 10 do ;
    temp := Port[Porta]; { Leitura dos bits }
    port[Porta] := $03; { Permite a saida dos 4 bits menos significativos }
    temp := (temp shl 8) + port[Porta];
    le_placa10 := (temp shr 4);
  end;
end;

function le_placa20 : integer; { Conversao de 12 bits }
var temp,i : integer;
begin
  port[Porta] := $2b; { Sample }
  port[Porta] := $23; { Hold }
  port[Porta] := $20; { Inicia Conversao de 8 bits }
  port[Porta] := $21; { Permite a saida dos 8 bits mais significativos }
  for i := 1 to 10 do ;
    temp := Port[Porta]; { Leitura dos bits }
    port[Porta] := $23; { Permite a saida dos 4 bits menos significativos }
    temp := (temp shl 8) + port[Porta];
    le_placa20 := (temp shr 4);
  end;
end;

var i : integer;

begin
  clrscr;

  while not keypressed do { Repete ate que uma tecla seja pressionada }
  begin
    write(le_placa10:5); { Escreve no video o valor amostrado pela placa }
    for i := 1 to 10 do;
    end;
  end.
end.
```

Anexo 3

Data sheets dos circuitos integrados

Microprocessor-Compatible
ANALOG-TO-DIGITAL CONVERTER

FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS
 - Conversion Time: 25µs max
 - Bus Access Time: 150ns max
 - A₀ Input: Bus Contention During Read Operation Eliminated
- DUAL IN-LINE PLASTIC AND HERMETIC CERAMIC
- FULLY SPECIFIED FOR OPERATION ON ±12V OR ±15V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE:
 - 0°C to +75°C: ADC574AJH, KH, JP, KP Grades
 - 55°C to +125°C: ADC574ASH, TH Grades

DESCRIPTION

The ADC574A is a 12-bit successive approximation analog-to-digital converter, utilizing state of the art CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum


AC performance. It is complete with a self-contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to +10V, 0V to +20V, ±5V, and ±10V.

The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 25µs maximum.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC574A, available in both industrial and military temperature ranges, requires supply voltages of +5V and ±12V or ±15V. It is packaged in a 28-pin plastic DIP, or hermetic side-brazed ceramic DIP.



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel: (602) 746-1111 • Telex: 910-952-1111 • Cable: BURBROPC • Telex: 06-6401

PDS-550C

V_{CC} = +5V, V_{OC} = +12V or +15V, V_{EE} = -12V or -15V, V_{LOIC} = +5V unless otherwise specified.

PARAMETER	ADC574AJP, ADC574AJH, ADC574ASH			ADC574AKP, ADC574AKH, ADC574ATH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION			12				Bits
INPUTS							
UNIPOLAR							
Input Range: Unipolar		0 to +10, 0 to +20					V
Bipolar		±5, ±10					V
Impedance: 0 to +10V, ±5V	4.7	5	5.3				kΩ
±10V, 0V to +20V	9.4	10	10.6				kΩ
INTERNAL (CE, CS, R/C, A ₀ , 12/8)							
Over Temperature Range							
Logic 1	+2.0		+5.5				V
Logic 0	-0.5		+0.8				V
Current	-5	0.1	+5				µA
Capacitance		5					pF
TRANSFER CHARACTERISTICS							
ACCURACY							
Linearity Error			±1			±1/2	LSB
Unipolar Offset Error (adjustable to zero)			±2			±1	LSB
Bipolar Offset Error (adjustable to zero)			±10			±4	LSB
Full-Scale Calibration Error TM							
(adjustable to zero)			±0.25				% of FS TM
No Missing Codes Resolution (Diff. Linearity)	11	±1/2		12			Bits
Quantization Error							LSB
IN TO TOUT							
Linearity Error: J, K Grades			±1			±1/2	LSB
S, T Grades			±1			±1/2	LSB
Full-Scale Calibration Error							
Without Initial Adjustment TM : J, K Grades			±0.47			±0.37	% of FS
S, T Grades			±0.76			±0.5	% of FS
Adjusted to zero at +25°C: J, K Grades			±0.22			±0.12	% of FS
S, T Grades			±0.5			±0.25	% of FS
No Missing Codes Resolution (Diff. Linearity)	11			12			Bits
TEMPERATURE COEFFICIENTS (T _{MIN} to T _{MAX}) TM							
Unipolar Offset: J, K Grades			±10			±5	ppm/°C
S, T Grades			±5			±2.5	ppm/°C
Max Change: All Grades			±2			±1	LSB
Bipolar Offset: All Grades			±10			±5	ppm/°C
Max Change: J, K Grades			±2			±1	LSB
S, T Grades			±4			±2	LSB
Full-Scale Calibration: J, K Grades			±45			±25	ppm/°C
S, T Grades			±50			±25	ppm/°C
Max Change: J, K Grades			±9			±5	LSB
S, T Grades			±20			±10	LSB
POWER SUPPLY SENSITIVITY							
Change in Full-Scale Calibration							
+10.5V < V _{CC} < +16.5V or +11.4V < V _{CC} < +12.6V			±2			±1	LSB
+8.5V < V _{CC} < +13.5V or -12.6V < V _{CC} < -11.4V			±2			±1	LSB
+4.5V < V _{LOIC} < +5.5V			±1/2				LSB
CONVERSION TIME TM							
10 Cycle	10	13	17				µs
15 Cycle	15	20	25				µs
OUTPUTS							
INTERNAL (DB ₁₁ — DB ₀ , STATUS)							
Over Temperature Range							
Output Codes: Unipolar							
Bipolar							
Logic Levels: Logic 0 (I _{OH} = 1.6mA)			±0.4				V
Logic 1 (I _{OL} = 500µA)							V
Output Data Bits Only, High-Z State							µA
Impedance	±2.4	0.1	+5				pF
REFERENCE VOLTAGE							
10V	+9.9	+10.0	+10.1				V
Source Current Available for External Loads TM	2.0						mA

	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS							
Voltage V_{CC}	+11.4		+16.5	*		*	V
V_{EE}	-11.4		-16.5	*		*	V
V_{IOOC}	+4.5		+5.5	*		*	V
Current I_{CC}		3.5	5	*		*	mA
I_{EE}		15	20	*		*	mA
I_{IOOC}		9	15	*		*	mA
Power Dissipation ($\pm 15V$ Supplies)		325	450	*		*	mW
TEMPERATURE RANGE (Ambient T_{AMB}, T_{MAX})							
Specification J, K Grades	0		+75	*		*	$^{\circ}C$
S, T Grades	-55		+125	*		*	$^{\circ}C$
Storage	-65		+150	*		*	$^{\circ}C$

* Same specification as ADC574AJP, AJH, ASH.

NOTES: (1) With fixed 500 resistor from REF OUT to REF IN. This parameter is also adjustable to zero at $\pm 25^{\circ}C$ (see Optional External Full Scale and Offset Adjustments section). (2) FS in this specification table means Full Scale Range. That is, for a $\pm 10V$ input range, FS means 20V; for a 0 to $\pm 10V$ range, FS means 10V. The term Full Scale for these specifications instead of Full-Scale Range is used to be consistent with other vendors' 574 and 574A type specification tables. (3) Units internal reference. (4) See Controlling the ADC574A section for detailed information concerning digital timing. (5) External loading must be constant during conversion. The reference output requires no buffer amplifier with either $\pm 12V$ or $\pm 15V$ power supplies.

ORDERING INFORMATION

Model	Package (DIP)	Temperature Range	Linearity Error, max (T_{MIN} to T_{MAX})
ADC574AJP	Plastic	$0^{\circ}C$ to $+75^{\circ}C$	$\pm 1LSB$
ADC574AKP	Plastic	$0^{\circ}C$ to $+75^{\circ}C$	$\pm 1/2LSB$
ADC574AJH	Ceramic	$0^{\circ}C$ to $+75^{\circ}C$	$\pm 1LSB$
ADC574AKH	Ceramic	$0^{\circ}C$ to $+75^{\circ}C$	$\pm 1/2LSB$
ADC574ASH	Ceramic	$-55^{\circ}C$ to $+125^{\circ}C$	$\pm 1LSB$
ADC574ATH	Ceramic	$-55^{\circ}C$ to $+125^{\circ}C$	$\pm 1/2LSB$

BURN-IN SCREENING OPTION

See text for details.

Model	Package (DIP)	Temperature Range	Burn-In Temp. (160 Hours) ⁽¹⁾
ADC574AJP-BI	Plastic	$0^{\circ}C$ to $+75^{\circ}C$	$+85^{\circ}C$
ADC574AKP-BI	Plastic	$0^{\circ}C$ to $+75^{\circ}C$	$+85^{\circ}C$
ADC574AJH-BI	Ceramic	$0^{\circ}C$ to $+75^{\circ}C$	$+125^{\circ}C$
ADC574AKH-BI	Ceramic	$0^{\circ}C$ to $+75^{\circ}C$	$+125^{\circ}C$
ADC574ASH-BI	Ceramic	$-55^{\circ}C$ to $+125^{\circ}C$	$+125^{\circ}C$
ADC574ATH-BI	Ceramic	$-55^{\circ}C$ to $+125^{\circ}C$	$+125^{\circ}C$


NOTE: (1) Or equivalent combination of time and temperature.

ABSOLUTE MAXIMUM RATINGS


V_{CC} to Digital Common	0 to $+16.5V$
V_{EE} to Digital Common	0 to $-16.5V$
V_{IOOC} to Digital Common	0 to $+7V$
Analog Common to Digital Common	$\pm 1V$
Control Inputs (CE, CS, $A_{12/8}$, R/C) to Digital Common	$0.5V$ to $V_{IOOC} \pm 0.5V$
Analog Inputs (REF IN BIP OFF, $10V_{IN}$) to Analog Common	$\pm 16.5V$
$20V_{IN}$ to Analog Common	$\pm 24V$
REF OUT	Indefinite Short to Common, Momentary Short to V_{CC}
Max Junction Temperature	$+165^{\circ}C$
Power Dissipation	1000mW
Lead Temperature (soldering, 10s)	$+300^{\circ}C$
Thermal Resistance, θ_{JA}	$50^{\circ}C/W$ Ceramic, $100^{\circ}C/W$ Plastic

CAUTION: These devices are sensitive to electrostatic discharge. Appropriate ESD handling procedures should be followed.

CONNECTION DIAGRAM



	INCHES			MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	MIN	MAX
A	1.386	1.414	35.20	35.82		
C	1.06	1.08	27.4	27.4		
D	.015	.021	0.38	0.53		
F	.035	.050	0.89	1.27		
G	.100	BASIC	2.54	BASIC		
H	.350	.064	8.91	1.63		
J	.008	.012	0.20	0.30		
K	.120	.240	3.05	6.10		
L	.600	BASIC	15.24	BASIC		
M	.10	.15	2.54	3.81		
N	.005	.080	0.13	2.03		




NOTE: Leads in true position within 0.01° ($0.25mm$) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

CASE: Ceramic, hermetic
WEIGHT: 4.8 grams (0.17 oz)

P Package (Plastic)

	INCHES			MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	MIN	MAX
A	1.350	1.450	34.29	36.83		
B	.520	.575	13.21	14.61		
C	.180	.224	4.57	5.69		
D	.015	.023	0.38	0.58		
F	.043	.082	1.09	2.08		
G	.100	BASIC	2.54	BASIC		
H	.030	.090	0.76	2.29		
J	.008	.012	0.20	0.30		
K	.100	.150	2.54	3.81		
L	.600	BASIC	15.24	BASIC		
M	.07	.15	1.78	3.81		
N	.015	.040	0.38	1.02		



NOTE: Leads in true position within 0.01° ($0.25mm$) R at MMC at seating plane.

Pin numbers are shown for reference only. Numbers may not be marked on package.

CASE: Plastic
WEIGHT: 4.3 grams (0.15 oz)

DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value $1/2LSB$ before the first code transition (000_H to 001_H). The full-scale value is located at an analog value $3/2LSB$ beyond the last code transition (FFF_H to FFF_H) (see Figure 1).

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20V$ ($\pm 10V$), the zero value of $-10V$ is $2.44mV$ below the first code transition (000_H to 001_H at $-9.99756V$) and the plus full-scale value of $+10V$ is $7.32mV$ above the last code transition (FFF_H to FFF_H at $+9.99268V$) (see Table I).

NO MISSING CODES

DIFFERENTIAL LINEARITY ERROR

A specification which guarantees no missing codes requires that every code combination appear in a monotonically-increasing sequence as the analog input is increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error $\pm 1LSB$), a missing code will occur.

ADC574AKP, KH, and TH grades are guaranteed to have no missing codes to 12-bit resolution over their respective specification temperature ranges.




FIGURE 1. ADC574A Transfer Characteristic Terminology.

UNIPOLAR OFFSET ERROR

An ADC574A connected for unipolar operation has an analog input range of $0V$ to plus full scale. The first output code transition should occur at an analog input value $1/2LSB$ above $0V$. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

Binary (BIN) Output	Input Voltage Range and LSB Values	±10V	±5V	0 to +10V	0 to +20V
Analog Input Voltage Range	Defined As				
One Least Significant Bit (LSB)	FSR 2 ⁿ n = 8 n = 12	20V 2 ⁸ 78.13mV 4.88mV	10V 2 ⁸ 39.06mV 2.44mV	10V 2 ⁸ 39.06mV 2.44mV	20V 2 ⁸ 78.13mV 4.88mV
Output Transition Values	± Full-Scale Calibration Mid-scale Calibration (Bipolar Offset) Zero Calibration (± Full-Scale Calibration)	+10V - 3/2LSB 0 - 1/2LSB -10V + 1/2LSB	+5V - 3/2LSB 0 - 1/2LSB -5V + 1/2LSB	+10V - 3/2LSB 0 - 1/2LSB -10V + 1/2LSB	+20V - 3/2LSB 0 - 1/2LSB -20V + 1/2LSB

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC574A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the mid-scale value of 0V (bipolar zero) at the output code transition 7FF_H to 800_H.

Bipolar offset error for the ADC574A is defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB below 0V. The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

FULL SCALE CALIBRATION ERROR

The last output code transition (FFE_H to FFF_H) occurs for an analog input value 3/2LSB below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC574A assume the application of the rated power supply voltages of +5V and ±12V or ±15V. The major effect of power supply voltage deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the +25°C value to the value at T_{MIN} or T_{MAX}.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of ±1/2LSB. This error is a fundamental

property of the quantization process and cannot be eliminated.

CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB.

INSTALLATION

LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are connected together internally in the ADC574A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common. Analog common (pin 9) typically carries +8mA. If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC574A as possible. If no trim adjustments are used, the fixed resistors should be located as close as possible.

POWER SUPPLY DECOUPLING

Logic and analog power supplies should be bypassed with 10μF tantalum type capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

signal source supplying the analog input signal to the ADC574A will be driving into a nominal DC input impedance of either 5kΩ or 10kΩ. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-sampling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy of the input signal. A separate wideband buffer amplifier to lower the output impedance.

RANGE CONNECTIONS

The ADC574A offers four standard input ranges: 0V to +10V, 0V to +20V, ±5V, and ±10V. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the range is left unconnected. Full-scale and offset adjustments are described below.

To operate the converter with a 10.24V (2.5mV LSB) or 20.48V (5mV LSB) input range, insert a 120Ω 1% metal-film resistor in series with pin 13 for the 10.24V range, or a 240Ω 1% metal-film resistor in series with pin 14 for the 20.48V range. Offset and gain adjustments are still performed as described below. However, you must recalculate full-scale adjustment voltages proportionately. A 1% metal-film resistor can be used because the input impedance of the ADC574A is trimmed to less than ±6% of the nominal value.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC574A as shown in Figures 2 and 3 for unipolar and bipolar operation.

CALIBRATION PROCEDURE—UNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace R₁ with a 50Ω, 1% metal film resistor and connect pin 12 to pin 9, omitting the adjustment network.

If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the end-point transition voltage (0V + 1/2LSB; +1.22mV for the ±5V range; +2.44mV for the 20V range) that causes the output code to be DB0 ON (high). Adjust potentiometer R₁ until DB0 is alternately toggling ON and OFF with other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus 3/2LSB, the value which should cause all bits to be ON. This

the 20V range. Adjust potentiometer R₂ until bits DB1—DB11 are ON and DB0 is toggling ON and OFF.




FIGURE 2. Unipolar Configuration.

CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by 50Ω, 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (-4.9988V for the ±5V range, -9.9976V for the ±10V range). Adjust R₁ for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSB below the nominal plus full-scale value (+4.9963V for ±5V range, +9.9927V for ±10V range) and adjust R₂ for DB0 to toggle ON and OFF with all other bits ON.




FIGURE 3. Bipolar Configuration.

The Burr-Brown ADC574A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the $R/\bar{C}$ input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs ($12/\bar{R}$, $\bar{CS}$, A_0 , $R/\bar{C}$, and CE) are all 111 CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

TABLE II. ADC574A Control Line Functions.

Pin Designation	Definition	Function
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
$\bar{CS}$ (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
$R/\bar{C}$ (Pin 5)	Read/Convert (1 = read, 0 = convert)	Must be low ("0") to initiate either 8 or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A_0 (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_0 selects 8-bit ($A_0 = "1"$) or 12-bit ($A_0 = "0"$) conversion mode. When reading output data in two 8-bit bytes, $A_0 = "0"$ accesses 8 MSBs (high byte) and $A_0 = "1"$ accesses 4 LSBs and trailing "0s" (low byte).
$12/\bar{R}$ (Pin 2)	Data Mode Select (1 = 12 bits, 0 = 8 bits)	When reading output data, $12/\bar{R} = "1"$ enables all 12 output bits simultaneously. $12/\bar{R} = "0"$ will enable the MSBs or LSBs as determined by the A_0 line.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to $R/\bar{C}$. In this mode $\bar{CS}$ and A_0 are connected to digital common and CE and $12/\bar{R}$ are connected to V_{DDCC} (+5V). The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of $R/\bar{C}$. The three-state data output buffers are enabled when $R/\bar{C}$ is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the $R/\bar{C}$ pulse must remain low for a minimum of 50ns.

Figure 4 illustrates timing when conversion is initiated by an $R/\bar{C}$ pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of $R/\bar{C}$ and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive $R/\bar{C}$ pulse. In this mode the output data from the previous conversion is enabled during the positive portion of $R/\bar{C}$. A new conversion is started on the falling edge of $R/\bar{C}$, and the three-state outputs return to

CE	$\bar{CS}$	$R/\bar{C}$	$12/\bar{R}$	A_0	Operation
0	X	X	X	X	None
X	1	X	X	X	None
X	0	0	X	0	Initiate 12-bit conversion
X	0	0	X	1	Initiate 8-bit conversion
X	0	1	X	0	Initiate 12-bit conversion
X	0	1	X	1	Initiate 8-bit conversion
X	1	0	X	0	Initiate 12-bit conversion
X	1	0	X	1	Initiate 8-bit conversion
X	1	1	X	0	Enable 12-bit output
X	1	1	X	1	Enable 8 MSBs only
X	1	1	0	0	Enable 4 LSBs plus 4 trailing zeros
X	1	1	0	1	




FIGURE 4. $R/\bar{C}$ Pulse Low — Outputs Enabled After Conversion.




FIGURE 5. $R/\bar{C}$ Pulse High — Outputs Enabled Only While $R/\bar{C}$ is High.

the high-impedance state until the next occurrence of a high $R/\bar{C}$ pulse. Table IV lists timing specifications for stand-alone operation.

Symbol	Parameter	Min	Typ	Max	Units
t_{LWC}	Low $R/\bar{C}$ Pulse Width	50		200	ns
t_{VLC}	STS Delay from $R/\bar{C}$	25			ns
t_{VLC}	Data Valid After $R/\bar{C}$ Low	300	400	1000	ns
t_{VLC}	STS Delay After Data Valid	150			ns
t_{VLC}	High $R/\bar{C}$ Pulse Width			150	ns
t_{VLC}	Data Access Time			150	ns

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_0 input, which is latched upon receipt of a conversion start transition (described below). If A_0 is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_0 is low. If all 12 bits are read following an 8-bit conversion, the 3 LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A_0 is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE , $\bar{CS}$, and $R/\bar{C}$) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.

TABLE V. Timing Specifications.

Symbol	Parameter	Min	Typ	Max	Units
Convert Mode					
t_{LWC}	Low $R/\bar{C}$ Pulse Width	50	60	200	ns
t_{VLC}	CE Pulse Width	30			ns
t_{VLC}	$\bar{CS}$ to CE Setup	50	20		ns
t_{VLC}	$\bar{CS}$ low during CE high	50	20		ns
t_{VLC}	$R/\bar{C}$ to CE Setup	50	0		ns
t_{VLC}	$R/\bar{C}$ low during CE high	50	20		ns
t_{VLC}	A_0 to CE Setup	0			ns
t_{VLC}	A_0 valid during CE high	50	20	25	ns
t_{VLC}	Conversion time, 12 bit cycle	15	20	17	ns
t_{VLC}	Conversion time, 8 bit cycle	10	13		ns
Read Mode					
t_{VLC}	Access time from CE	25	75	150	ns
t_{VLC}	Data valid after CE low	35			ns
t_{VLC}	Output float delay	100		150	ns
t_{VLC}	$\bar{CS}$ to CE Setup	50	0		ns
t_{VLC}	$R/\bar{C}$ to CE Setup	50	25		ns
t_{VLC}	A_0 to CE Setup	0			ns
t_{VLC}	$\bar{CS}$ valid after CE low	0			ns
t_{VLC}	$R/\bar{C}$ high after CE low	0			ns
t_{VLC}	A_0 valid after CE low	50			ns
t_{VLC}	STS delay after data valid	300	400	1000	ns

NOTE: Specifications are at +25°C and measured at 50% level of transitions.




FIGURE 6. Conversion Cycle Timing.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_0 changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_0 , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

remain in a high-impedance state until the following four logic conditions are simultaneously met: $R/\overline{C}$ high, STA low, CE high, and $\overline{CS}$ low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12/\overline{8}$ and A_0 . See Figure 7 and Table V for timing relationships and specifications.




FIGURE 7. Read Cycle Timing.

In most applications the $12/\overline{8}$ input will be hard-wired in either the high or low condition, although it is fully TTL- and CMOS-compatible and may be actively driven if desired. When $12/\overline{8}$ is high, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A_0 state is ignored.

	Word 1								Word 2							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Processor	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.

accomplished by the state of A_0 during the read cycle. Connection of the ADC574A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 8. The A_0 input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When A_0 is low, the byte addressed contains the 8MSBs. When A_0 is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC574A guarantees that the A_0 input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.

In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as $1.15\mu s$ ($t_{DD\max} + t_{HS\max}$) before STATUS goes low. Refer to Figure 7 for these timing relationships.

BURN-IN SCREENING

Burn-in screening is available for both plastic and ceramic package ADC574As. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: +85°C
Ceramic "-BI" models: +125°C

All units are 100% electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number (e.g., ADC574AKP-BI). See Ordering Information for pricing.




FIGURE 9. Connection to an 8-bit Bus.



SHC298
SHC298A

Monolithic SAMPLE/HOLD AMPLIFIER

FEATURES

- 12-BIT THROUGHPUT ACCURACY
- LESS THAN 10 μ s ACQUISITION TIME
- WIDEBAND NOISE LESS THAN 20 μ Vrms
- RELIABLE MONOLITHIC CONSTRUCTION
- 10¹² Ω INPUT RESISTANCE
- TTL/CMOS-COMPATIBLE LOGIC INPUT

DESCRIPTION


The SHC298 and SHC298A are high-performance monolithic sample/hold amplifiers featuring high DC accuracy with fast acquisition times and a low droop rate. Dynamic performance and holding performance can be optimized with proper selection of the external holding capacitor. With a 1000pF holding capacitor, 12-bit accuracy can be achieved with a 6 μ s acquisition time. Droop rates less than 5mV/min are possible with a 1 μ F holding capacitor.

These sample/holds will operate over a wide supply voltage ranging from $\pm 5V$ to $\pm 18V$ with very little change in performance. A separate Offset Adjust pin is used to adjust the offset in either the Sample or the Hold modes. The fully differential logic inputs have low input current, and are compatible with TTL, 5V CMOS, and CMOS logic families.

The SHC298AM is available in a hermetically sealed 8-pin TO-99 package and is specified over a temperature range from $-25^{\circ}C$ to $+85^{\circ}C$. The SHC298JP and SHC298JU are 8-pin plastic DIP and SOIC packaged parts specified over $0^{\circ}C$ to $+70^{\circ}C$.

The SHC298AJP, specified over $0^{\circ}C$ to $+70^{\circ}C$, is available in an 8-pin plastic DIP. The SHC298A grade features improved Gain and Offset Error, improved drift over temperature, and faster Acquisition Time.

The SHC298 family is a price-performance bargain. It is well suited for use with several 12-bit A/D converters in data acquisition systems, data distribution systems, and analog delay circuits.



Monolithic Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85724 • Tel: (602) 746-1111 • Fax: (602) 746-1111 • Cable: BURBROP • Telex: 98-5481

PDS-377C

SPECIFICATIONS

ELECTRICAL



Specifications at $T_A = +25^\circ\text{C}$, $\pm 15\text{V}$ supplies, 1000pF holding capacitor, $\pm 11.5\text{V}$ V_{OH} , $\pm 11.5\text{V}$ V_{OL} , 10k Ω Logic Reference Voltage = 0V, and Logic Voltage = 1V, unless otherwise noted.

PARAMETER	SHC298AM/JP/JU			SHC298AJP			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
INPUT							
ANALOG INPUT							
Resistance		10 ¹⁰			*		Ω
Input Current		10	50		*	25	nA
DIGITAL INPUT							
	Pin 7		Pin 8		Circuit State		
Mode Control Truth Table	0V		+2.4V		Sample (Track)		
	0V		+0.8V		Hold		
	+2.4V		+2.8V		Hold		
	+0.8V		+2.8V		Sample (Track)		
Mode Control and Mode Control Reference Input Current			10				μA
Differential Logic Threshold	0.8	14	24				V
TRANSFER CHARACTERISTICS							
ACCURACY (±25°C)							
Throughput Nonlinearity for Hold Time < 1ms		±0.010	±0.015		*	*	% of 20V
Gain		±1.0			*	*	V/V
Gain Error		±0.004	±0.010		±0.001	±0.005	%
Input Voltage Offset (adjust to zero)		±2	17		*	±2	mV
Drop Rate		130	±200		*	±100	μV/ms
Charge Offset		115	125		*	*	mV
Discharge Offset		10	20		*	*	μV
Power Supply Rejection		125	1100		*	*	μV/V
ACCURACY DRIFT							
Gain Drift		3	4		1	2	ppm/°C
Input Offset Drift		15	70		*	25	μV/°C
Charge Offset Drift C: 1000pF		50	150		*	*	μV/°C
Charge Offset Drift C: 10.000pF		20	50		*	*	μV/°C
Drop Rate at T _A = 185°C		1	10		*	*	mV/ms
DYNAMIC CHARACTERISTICS							
Full Power Bandwidth, C: 1000pF	75	125		*	*		kHz
Full Power Bandwidth, C: 10.000pF	10	16		*	*		kHz
Output Slew Rate, C: 1000pF	7	10		*	*		V/μs
Output Slew Rate, C: 10.000pF	14	2		*	*		V/μs
Aperture Time Negative Input Step		200	250		*	*	ns
Positive Input Step		150	200		*	*	ns
Acquisition Time (C: 1000pF) to:	10.01%, 10V step	6	10		*	*	μs
	10.01%, 20V step	8	12		*	*	μs
	10.1%, 10V step	5	9		4	6	μs
	10.1%, 20V step	7	11		*	*	μs
	Sample Hold Transient Peak Amplitude		160		*	*	mV
Settling to 3mV		10	15		*	*	μs
Feedthrough (Response to 10V Input Step)		±0.007	±0.015		±0.004	±0.0075	% of 20V
OUTPUT							
ANALOG OUTPUT							
Voltage Range	11.5			*	*		V
Current Range	12			*	*		mA
Impedance (in hold mode)		0.5	4		*	*	Ω
POWER SUPPLY							
Rate Voltage		115		*	*		VDC
Range	15.0		118	*	*	*	VDC
Current		14.5	16.5		*	*	mA


*Same as specifications for SHC298AM/JP/JU

NOTES: (1) These parameters guaranteed over a supply voltage range of $\pm 15\text{V}$ to $\pm 18\text{V}$. (2) Charge offset is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an additional 0.5mV step with a 5V logic swing and a 0.01 μF hold capacitor. Magnitude of the charge offset is inversely proportional to hold capacitor value.

DESIGNATIONS



MECHANICAL




NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only.

Numbers may not be marked on package. Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	MIN	MAX	MIN	MAX
A	355	400	8.03	10.16
A ₁	340	384	8.64	9.75
B	230	290	5.85	7.37
B ₁	200	250	5.09	6.35
C	120	200	3.05	5.08
D	015	023	0.38	0.59
F	030	070	0.76	1.78
G	100 BASIC		2.54 BASIC	
H	025	050	0.64	1.27
J	008	015	0.20	0.38
K	070	150	1.78	3.82
L	300 BASIC		7.63 BASIC	
M	07	15	0.18	0.38
N	010	030	0.25	0.76
P	025	050	0.64	1.27

$\theta_{JA} = 130^\circ\text{C/W}$

Package—Small Outline Surface Mount




NOTE: Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers are not marked on package.

DIM	MIN	MAX	MIN	MAX
A	165	201	4.19	5.11
A ₁	178	201	4.52	5.11
B	148	162	3.71	4.11
B ₁	130	148	3.30	3.78
C	054	145	1.37	3.68
D	015	019	0.38	0.48
G	050 BASIC		1.27 BASIC	
H	018	026	0.46	0.66
J	008	012	0.20	0.30
L	220	252	5.58	6.40
M	07	10	0.18	0.25
N	000	012	0.00	0.30

$\theta_{JA} = 150^\circ\text{C/W}$

Package—TO-99



NOTE: Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	MIN	MAX	MIN	MAX
A	335	370	8.51	9.40
B	305	335	7.75	8.51
C	185	185	4.19	4.70
D	018	021	0.41	0.53
E	010	040	0.25	1.02
F	010	040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	028	034	0.71	0.86
J	028	045	0.74	1.14
K	500		12.7	
L	110	180	2.79	4.58
M	45° BASIC		45° BASIC	
N	085	105	2.41	2.67

$\theta_{JA} = 150^\circ\text{C/W}$
 $\theta_{JC} = 45^\circ\text{C/W}$

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+18V
Power Dissipation (Package Limitation)	500mW
Junction Temperature, T_{jmax}	
AM	125°C
JP, JU	100°C
Operating Temperature Range	25°C to +185°C
Storage Temperature Range	65°C to +150°C
Input Voltage	Equal to Supply Voltage
Logic to Logic Reference Differential Voltage	+7V, -30V

Output Short Circuit Duration	Indefinite
Hold Capacitor Short Circuit Duration	10s
Lead Temperature (soldering 10s)	300°C

NOTE (1) Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

BURN-IN SCREENING

Burn-in screening is available for both plastic and TO-99 metal can packages. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: +85°C
TO-99 "-BI" models: +125°C

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

ORDERING INFORMATION















Model	Package	Temperature Range
SHC298AM	TO-99	25°C to +185°C
SHC298JP	8-pin DIP	0°C to +70°C
SHC298JU	8-lead SOIC	0°C to +70°C
SHC298AJ	8-pin DIP	0°C to +70°C

BURN-IN SCREENING OPTION

See text for details

Model	Package	Temperature Range
SHC298AM-BI	TO-99	-25°C to +185°C
SHC298JP-BI	8-pin DIP	0°C to +70°C
SHC298JU-BI	8-lead SOIC	0°C to +70°C
SHC298AJ-BI	8-pin DIP	0°C to +70°C

TYPICAL PERFORMANCE CURVES



DISCUSSION OF SPECIFICATIONS

THROUGHPUT NONLINEARITY

Throughput nonlinearity is defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, lms of droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by offset and gain adjustments. Throughput nonlinearity is tested with a 1000pF holding capacitor, 10V input changes, 10μs acquisition time, and 1ms Hold time (see Figure 1).

GAIN ACCURACY

Gain Accuracy is the difference between Input and Output voltage (when in the Sample mode) due to amplifier gain errors.

DROOP RATE

Droop Rate is the voltage decay at the output when in the Hold mode due to storage capacitor, FET switch leakage currents, and output amplifier bias current.

FEEDTHROUGH

Feedthrough is the amount of the input voltage change that appears at the output when the amplifier is in the Hold mode.




FIGURE 1 Sample Hold Errors

APERTURE TIME

Aperture Time is the time required to switch from Sample to Hold. The time is measured from the 50% point of the mode control transition to the time at which the output stops tracking the input.

ACQUISITION TIME

Acquisition Time is the time required for the sample/hold output to settle within a given error band of its final value when the mode control is switched from Hold to Sample.

CHARGE OFFSET

Charge Offset is the offset that results from the charge coupled through the gate capacitance of the switching TFT. This charge is coupled into the storage capacitor when the TFT is switched to the "hold" mode.

OPERATING INSTRUCTIONS

EXTERNAL CAPACITOR SELECTION

Capacitors with high insulation resistance and low dielectric absorption, such as teflon, polystyrene or polypropylene units, should be used as storage elements (polystyrene should not be used above +85°C). Care should be taken in the printed circuit layout to minimize AC and DC leakage currents from the capacitor to reduce charge offset and droop errors.

The value of the external capacitor determines the droop, charge offset and acquisition time of the Sample/hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table for a 0.001 μ F capacitor. With a capacitor of 0.01 μ F the droop will reduce to approximately 2.5 μ V/ms and the charge offset to approximately 1.5mV. The behavior of acquisition time with changes in external capacitance is shown in the Typical Performance Curves.

OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the Sample and the Hold mode. The error should then be adjusted to zero when the unit is in the Hold mode. In this way, charge offset as well as amplifier offset will be adjusted. When a 0.001 μ F capacitor is used, it will not be possible to adjust the full offset error at the sample/hold. It should be adjusted elsewhere in the system.

APPLICATIONS

DATA ACQUISITION

The SHC298 may be used to hold data for conversion with an analog-to-digital converter or used to provide Pulse Amplitude Modulation (PAM) data output (see Figures 2 and 3).




FIGURE 2 Data Acquisition.




FIGURE 3 PAM Output.

DATA DISTRIBUTION

The SHC298 may be used to hold the output of a digital-to-analog converter whose digital inputs are multiplexed (see Figure 4).




FIGURE 4 Data Distribution.

TEST SYSTEMS

The SHC298 is also well suited for use in test systems to acquire and hold data transients for human operators or for other parts of the test system such as comparators, digital voltmeters, etc.

With a 0.1 μ F storage capacitor, the output may be held 10 seconds with less than 0.1% error. With a 1 μ F storage capacitor, the output may be held more than 15 minutes with less than 1% error.

CAPACITIVE LOADING

SHC298 is sensitive to capacitive loading on the output and may oscillate. When driving long lines, a buffer should be used.

HIGH SPEED DATA ACQUISITION

The minimum sample time for one channel in a data acquisition system is usually considered to be the acquisition time of the sample/hold plus the conversion time of the analog-to-digital converter. If two or more sample/holds are used with a high-speed multiplexer, the acquisition time of the sample/hold can be virtually eliminated. While the first channel is in hold and switched on to the ADC, the multiplexer may be addressed to the next channel. The second sample/hold will have acquired this data by the time the conversion is complete. Then, the sample/holds reverse roles and another channel is addressed (see Figure 5). For low-level systems, and instrumentation amplifier and double-ended multiplexer may be connected to the sample/hold inputs. The settling time of the multiplexer, instrumentation amplifier, and sample/hold can be eliminated from the channel conversion time as before.




FIGURE 5 "Ping-Pong" Sample Holds.



MC14051B
MC14052B
MC14053B

ANALOG MULTIPLEXERS/DEMULPLEXERS

- The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally controlled analog switches. The MC14051B effectively implements an SPDT solid state switch, the MC14052B a DP4T, and the MC14053B a triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V_{DI} V_{EE}) = 3 to 18 V
- Note V_{EE} must be $\leq$ V_{SS}
- Linearized Transfer Characteristics
- Low Noise = 12 nV / Cycle, 1 - 1 kHz typical
- Pin-for Pin Replacement for CD4051, CD4052, and CD4053
- For APDT Switch, See MC14531B
- For Lower R_{ON}, Use the HC4051, HC4052, or HC4053 High-Speed CMOS Devices

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{DI}	V _{DI} Supply Voltage (referenced to V _{EE})	0 to 18	V
V _{EE}	V _{EE} Supply Voltage (referenced to V _{SS})	0 to 18	V
V _{DI} - V _{EE}	V _{DI} - V _{EE} Voltage (V _{DI} or V _{EE} referenced to V _{SS} for CMOS inputs and V _{EE} for Switch I/O)	0 to 18	V
I _{DI}	Input Current (I _{DI} or I _{EE} in Transition)	± 10	mA
I _{DI}	Input Current (I _{DI} or I _{EE})	± 25	mA
P _D	Power Dissipation per Package	500	mW
T _{stg}	Storage Temperature	-65 to +160	°C
T _j	Lead Temperature (Soldering)	260	°C

*Maximum ratings are those values beyond which damage to the device may occur. Temperature Derating: Plastic P Package 12mW/°C from 85°C to 125°C; Ceramic L Package 12mW/°C from 100°C to 125°C.

CMOS MSI

LOW POWER COMPLEMENTARY MOS
ANALOG MULTIPLEXERS/
DEMULPLEXERS




CASE 820
L SUPPLY
CERAMIC PACKAGE
CASE 848
P SUPPLY
PLASTIC PACKAGE

ORDERING INFORMATION


A Series 36°C to +75°C
B Series 0°C to +75°C
C Series 40°C to +85°C
MC14051B (Ceramic Package)
MC14051B (Plastic Package)
MC14052B (Ceramic Package)
MC14052B (Plastic Package)

6


MC14051B 8 Channel Analog Multiplexer/Demultiplexer



MC14052B Dual 4 Channel Analog Multiplexer/Demultiplexer



MC14053B Triple 2 Channel Analog Multiplexer/Demultiplexer



Note: Control inputs referenced to V_{SS}. Analog inputs and outputs reference to V_{EE}. V_{EE} must be $\leq$ V_{SS}.

ELECTRICAL CHARACTERISTICS

[illegible][illegible]

ELECTRICAL CHARACTERISTICS* ($C_L = 50$ pF, $T_A = 25^\circ\text{C}$) ($V_{EE} < V_{SS}$ unless otherwise indicated)

Characteristic	Symbol	V _{DD} , V _{EE} Vdc	Type # All Types	Max.	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output ($R_L = 10 \text{ k}\Omega$) MC14051 IPLH, tPHL = (0.17 ns/pF) C _L + 26.5 ns tPLM, tPHL = (0.08 ns/pF) C _L + 11 ns tPLM, tPHL = (0.08 ns/pF) C _L + 9.0 ns MC14052 tPLM, tPHL = (0.17 ns/pF) C _L + 21.5 ns tPLM, tPHL = (0.08 ns/pF) C _L + 8.0 ns tPLM, tPHL = (0.08 ns/pF) C _L + 7.0 ns MC14053 tPLM, tPHL = (0.17 ns/pF) C _L + 18.5 ns tPLM, tPHL = (0.08 ns/pF) C _L + 4.0 ns tPLM, tPHL = (0.08 ns/pF) C _L + 3.0 ns Inhibit to Output ($R_L > 10 \text{ k}\Omega$; V _{EE} = -V _{SS}) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level MC14051B	tPLH, tPHL	5.0 10 15	35 15 12	90 40 30	ns
		5.0 10 15	30 12 10	75 30 25	ns
		5.0 10 15	25 8.0 6.0	65 20 15	ns
MC14052B	tPMZ, tPLZ, tPZH, tPZL	6.0 10 15	350 170 140	700 340 280	ns
MC14053B		5.0 10 15	300 155 125	600 310 250	ns
		5.0 10 15	275 140 110	550 280 220	ns
Control Input to Output ($R_L = 10 \text{ k}\Omega$; V _{EE} = -V _{SS}) MC14051B	tPLM, tPHL	5.0 10 15	380 180 120	720 320 240	ns
MC14052B		5.0 10 15	325 130 90	650 280 180	ns
MC14053B		5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion ($R_L = 10\text{k}\Omega$, f = 1kHz) V _{in} = 5 Vpp	-	10	0.07	-	%
Bandwidth (Figure 7) ($R_L = 1 \text{ k}\Omega$, V _{in} = 1/2 I _{VDD} /V _{EE} D.P., C _L = 50pF 20 Log $\frac{V_{out}}{V_{in}}$ = -3 dB)	BW	10	17	-	MHz
Off Channel Feedthrough Attenuation (Figure 7) R _L = 1kΩ, V _{in} = 1/2 I _{VDD} /V _{EE} P-P f _m = 4.5 MHz — MC14051B f _m = 30 MHz — MC14052B f _m = 55 MHz — MC14053B	-	10	50	-	dB
Channel Separation (Figure 8) R _L = 1 kΩ, V _{in} = 1/2 I _{VDD} /V _{EE} P.D. f _m = 3.0 MHz	-	10	<-N	-	dB
Crosstalk, Control Input to Common Off (Figure 9) (R _L = 1 kΩ, R _i = 10 kΩ) Control t _{FLH} = t _{TNL} = 20 ns, Inhibit = V _{SS})	-	10	75	-	mV

*The formulas given are for the typical characteristics only at 25°C
 †Data labelled Typ is not to be used for design purposes but is intended as an indication of the IC's potential performance

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} , V_{EE} , or V_{DD}). Unused outputs must be left open.

TEST CIRCUITS




FIGURE 6 - PROPAGATION DELAY TIMES.
CONTROL AND INHIBIT TO OUTPUT




FIGURE 7 — BANDWIDTH AND OFF-CHANNEL FEEDTHROUGH ATTENUATION

FIGURE 9 — CHANNEL SEPARATION
(ADJACENT CHANNELS USED FOR SETUP)




FIGURE 9 — CROSSTALK, CONTROL INPUT TO COMMON 0/1

FIGURE 10 — OFF CHANNEL LEAKAGE















FIGURE 3 MC14052B FUNCTIONAL DIAGRAM

FIGURE 4 - MC14053B FUNCTIONAL DIAGRAM





TYPICAL RESISTANCE CHARACTERISTICS



6-134

VDD and VSS. The VDD voltage is the logic high voltage; the VSS voltage is logic low. For the example, $V_{DD} = +5\text{ V} = \text{logic high}$ at the control inputs; $V_{SS} = \text{GND} = 0\text{ V} = \text{logic low}$. The maximum analog signal level is determined by VDD and VEE. The VDD voltage determines the maximum recommended peak above VSS. The VEE voltage determines the maximum swing below VSS. For the example, $V_{DD} - V_{SS} = 5\text{ V}$ maximum swing above VSS; $V_{SS} - V_{EE} = 5\text{ V}$ maximum swing below VSS. The example shows a $\pm 4.5\text{ V}$

the maximum anticipated current surges during clipping. The absolute maximum potential difference between VDD and VEE is 18.0 V. Most parameters are specified up to 15 V which is the recommended maximum difference between VDD and VEE. Balanced supplies are not required. However, VSS must be greater than or equal to VEE. For example, $V_{DD} = +10\text{ V}$, $V_{SS} = +5\text{ V}$, and $V_{EE} = -3\text{ V}$ is acceptable. See the Table below.





FIGURE B — EXTERNAL GERMANIUM OR SCHOTTKY CLIPPING DIODES



POSSIBLE SUPPLY CONNECTIONS

VDD in Volts	VSS in Volts	VEE in Volts	Control Inputs Logic High/Low in Volts	Maximum Analog Signal Range in Volts
+8	0	8	+8/0	+8 to -8 = 16 V _{p-p}
+5	0	-12	+5/0	+5 to -12 = 17 V _{p-p}
+5	0	0	+5/0	+5 to 0 = 5 V _{p-p}
+5	0	-5	+5/0	+5 to -5 = 10 V _{p-p}
+10	+5	-5	+10/+5	+10 to -5 = 15 V _{p-p}

6-135

OCTOBER 1975—REVISED 7/76

- Page 1105 (10/13 and 11/4)



OUTPUT ENABLE	ENABLE LATCH	D	OUTPUT
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

OUTPUT ENABLE	IF CLOCK	D	OUTPUT
L	↑	H	H
L	↑	L	L
L	↑	X	Q ₀
H	X	X	Z

Description

Build working registers.

...of the power of the data that



SN54LS373, SN64LS374, SN64LS373,
SN64LS374... PK PACKAGE
SN74LS373, SN74LS374, SN74LS373,
SN74LS374... (N PACKAGE)
(TOP VIEW)

IC for 'LS373 and 'S373; CLK for 'LS374 and 'S374

TEXAS INSTRUMENTS

POST OFFICE BOX 29012 • DALLAS, TEXAS 75220

**TYPES SN54LS373, SN54LS374, SN54S373, SN54S374,
SN74LS373, SN74LS374, SN74S373, SN74S374
OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS**



description (continued)

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the outputs will be set to the logic states that were setup at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices, simplify system design as the noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the latch or flip-flop. That is, the old data can be retained or new data can be entered even while the outputs are off.

logic diagrams



**TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374
OCTAL D-TYPE TRANSPARENT LATCHES AND
EDGE-TRIGGERED FLIP-FLOPS**

logic of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	
Input voltage	
Off-state output voltage	
Operating free-air temperature range: SN54LS ¹	-55°C to 125°C
SN74LS ¹	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

PARAMETER	TEST CONDITIONS	SN54LS ¹			SN74LS ¹			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{OH} High-level output voltage				5.5			5.5	V
I_{OH} High-level output current				-1			-2.6	mA
I_{OL} Low-level output current				12			24	mA
t_p Pulse duration	CLK high		15			15		ns
	CLK low		15			15		ns
t_{SU} Data setup time	'LS373		5			5		ns
	'LS374		20			20		ns
t_{HD} Data hold time	'LS373		20			20		ns
	'LS374		0			0		ns
T_A Operating free-air temperature		-55		125	0		70	°C

The t_p specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54LS ¹			SN74LS ¹			UNIT
		MIN	TYP ²	MAX	MIN	TYP ²	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.7			0.8	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{ILmax}$, $I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{ILmax}$			0.25		0.25	0.4	V
I_{OZH} Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$, $V_O = 2.7 \text{ V}$			20			20	µA
I_{OZL} Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$, $V_O = 0.4 \text{ V}$			-20			-20	µA
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$			20			20	µA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
I_{OS} Short-circuit output current	$V_{CC} = \text{MAX}$	-30	-130	-30	-30	-130	-30	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, Output control at 4.5 V							

¹ Test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

² All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

³ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75205

EDGE-TRIGGERED FLIP-FLOPS

Operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS373			'LS374			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f_{max}							35	50		MHz
t_{PLH}	Data	Any Q	$C_L = 45 \text{ pF}$, $R_L = 667 \Omega$ See Notes 2 and 3	12	18					ns
t_{PLH}	Clock or enable	Any Q		12	18					ns
t_{PLH}	Output	Any Q		20	30		15	28		ns
t_{PLH}	Control	Any Q		18	30		18	28		ns
t_{PHZ}	Output	Any Q	$C_L = 5 \text{ pF}$, $R_L = 667 \Omega$ See Note 3	15	28		20	26		ns
t_{PHZ}	Control	Any Q		25	30		21	28		ns
t_{PHZ}	Output	Any Q		28	32		28	32		ns
t_{PHZ}	Control	Any Q		15	25		15	28		ns

NOTE 2: Maximum clock frequency is based with all outputs loaded.

NOTE 3: See General Information Section for load circuits and voltage waveforms.

t_{PLH} = propagation delay time, low-to-high-level output

t_{PLH} = propagation delay time, high-to-low-level output

t_{PHZ} = output enable time to high level

t_{PHZ} = output enable time to low level

t_{PHZ} = output disable time from high level

t_{PHZ} = output disable time from low level



TTL DEVICES

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75205

3-1028

Schematic of inputs and outputs



Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54S'	-55°C to 125°C
SN74S'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

Recommended operating conditions

		SN54S'			SN74S'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, V_{OH}				5.5			5.5	V
High-level output current, I_{OH}				-2			-6.5	mA
Propagation delay/enable pulse, t_w	High	8			8			ns
	Low	7.3			7.3			ns
Setup time, t_{su}	'S373	0.1			0.1			ns
	'S374	51			51			ns
Hold time, t_h	'S373	10.1			10.1			ns
	'S374	21			21			ns
Operating free-air temperature, T_A		-55		125	0		70	°C

TEXAS
INSTRUMENTS
POST OFFICE BOX 228012 • DALLAS, TEXAS 75208

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS ¹			MIN	TYP ²	MAX	UNIT
V_{IH}						2		V
V_{IL}							0.8	V
V_{IK}		$V_{CC} = \text{MIN.}, I_I = -18 \text{ mA}$					-1.2	V
V_{OH}	SN54S ⁴	$V_{CC} = \text{MIN.}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX.}$			2.4	3.4		V
	SN74S ⁵				2.4	3.1		V
V_{OL}		$V_{CC} = \text{MIN.}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$					0.5	V
I_{OZH}		$V_{CC} = \text{MAX.}, V_{IH} = 2 \text{ V}, V_O = 2.4 \text{ V}$					50	μA
I_{OZL}		$V_{CC} = \text{MAX.}, V_{IH} = 2 \text{ V}, V_O = 0.5 \text{ V}$					-50	μA
I_I		$V_{CC} = \text{MAX.}, V_I = 5.5 \text{ V}$					1	mA
I_{IH}		$V_{CC} = \text{MAX.}, V_I = 2.7 \text{ V}$					50	μA
I_{IL}		$V_{CC} = \text{MAX.}, V_I = 0.5 \text{ V}$					-250	μA
I_{OS}^3		$V_{CC} = \text{MAX.}$					-40	mA
I_{CC}	$V_{CC} = \text{MAX.}$			outputs high			180	mA
				outputs low			180	
				outputs disabled			190	
				outputs high			110	
				outputs low			140	
				outputs disabled			160	

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
² All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.
³ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'S373			'S374			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f_{max}							75	100		MHz
t_{PLH}	Data	Any Q		7	12					ns
t_{PHL}	Clock or Data	Any Q	$C_L = 15 \text{ pF}$, $R_L = 280 \Omega$ See Notes 2 and 4	7	14		8	15		ns
t_{PZH}	Output	Any Q		12	18		11	17		ns
t_{PZL}	Control	Any Q		11	18		11	18		ns
t_{PHZ}	Output	Any Q	$C_L = 5 \text{ pF}$, $R_L = 280 \Omega$ See Note 3	8	9		5	9		ns
t_{PLZ}	Control	Any Q		8	12		7	12		ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.
4. See General Information Section for load circuits and voltage waveforms.

f_{max} = maximum clock frequency
 t_{PLH} = propagation delay time, low-to-high-level output
 t_{PHL} = propagation delay time, high-to-low-level output
 t_{PZH} = output enable time to high level
 t_{PZL} = output enable time to low level
 t_{PHZ} = output disable time from high level
 t_{PLZ} = output disable time from low level



TEXAS
INSTRUMENTS
POST OFFICE BOX 228012 • DALLAS, TEXAS 75208

3-1027


3
TTL DEVICES

SN74ALS374, SN74ALS374, SN74ALS374, SN74ALS374 8-BIT TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

TYPICAL APPLICATION DATA



CLOCK CIRCUIT FOR BUS EXCHANGE



TEXAS
INSTRUMENTS
POST OFFICE BOX 220012 • DALLAS, TEXAS 75220

REVISÉD APRIL 1985

Recommended operating conditions

PARAMETER	SN54S			SN74S			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage	2			2			V
Low-level input voltage			0.8			0.8	V
High-level output current			-12			-15	mA
Low-level output current			48			64	mA
Internal resistance between any input and V _{CC} or ground			40			40	Ω
Operating free-air temperature (see Note 3)	-55		125	0		70	°C

1. Voltage values are with respect to network ground terminal.

2. All SN54S241J operating at free-air temperature above 115°C requires a heat sink that provides a thermal resistance from case to ambient of not more than 40°C/W.

3. Characteristics over recommended operating free-air temperature range (unless otherwise noted).

PARAMETER	TEST CONDITIONS†	SN54S			SN74S			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IL}	V _{CC} = MIN, I _I = -18 mA			-1.2			-1.2	V
V _{OL}	V _{CC} = MIN	0.2	0.4		0.2	0.4		V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA				2.7			V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -3 mA	2.4	3.4		2.4	3.4		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX	2			2			V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX			0.85			0.85	V
V _{OL}	V _{CC} = MAX, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX			50			50	mA
V _{OL}	V _{CC} = MAX, V _I = 5.5 V, V _{IL} = 0.8 V			-50			-50	mA
V _{OL}	V _{CC} = MAX, V _I = 2.7 V			1			1	mA
V _{OL}	V _{CC} = MAX, V _I = 0.8 V			50			50	mA
V _{OL}	V _{CC} = MAX, V _I = 0.8 V			-400			-400	mA
V _{OL}	V _{CC} = MAX			-2			-2	mA
V _{OL}	V _{CC} = MAX	-50	-225	-50	-225			mA
Outputs high	V _{CC} = MAX, Outputs open	80	123	80	135			mA
Outputs low	V _{CC} = MAX, Outputs open	95	147	95	180			mA
Outputs disabled	V _{CC} = MAX, Outputs open	100	145	100	180			mA
Outputs disabled	V _{CC} = MAX, Outputs open	120	170	120	180			mA
Outputs disabled	V _{CC} = MAX, Outputs open	100	145	100	150			mA
Outputs disabled	V _{CC} = MAX, Outputs open	120	170	120	180			mA

† Values shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ Values are at V_{CC} = 5 V, T_A = 25°C.

§ When one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER	TEST CONDITIONS	S240			S241, S244			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	R _L = 90 Ω, C _L = 50 pF, See Note 4	4.5	7		6	9		ns
t _{PHL}	R _L = 90 Ω, C _L = 50 pF, See Note 4	4.5	7		6	9		ns
t _{ZL}	R _L = 90 Ω, C _L = 50 pF, See Note 4	10	15		10	15		ns
t _{ZH}	R _L = 90 Ω, C _L = 50 pF, See Note 4	6.5	10		6	12		ns
t _{PLZ}	R _L = 90 Ω, C _L = 50 pF, See Note 4	10	15		10	15		ns
t _{PHZ}	R _L = 90 Ω, C _L = 50 pF, See Note 4	6	9		6	9		ns

Note 4: See General Information Section for load circuits and voltage waveforms.

LINE BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS



ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD



POST OFFICE BOX 225012 • DALLAS, TEXAS 75201

TYPES SN5402, SN54102, SN541S02, SN54S02,
SN7402, SN741S02, SN74S02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES

REVISED DECEMBER 1981

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input NOR gates.

The SN5402, SN54102, SN541S02 and SN54S02 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7402, SN741S02 and SN74S02 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

logic diagram (each gate)



positive logic


$$Y = \overline{A \cdot B} \text{ or } Y = \overline{A + B}$$

SN5402, SN54102 ... J PACKAGE
SN54S02, SN74S02 ... J OR W PACKAGE
SN7402 ... J OR N PACKAGE
SN741S02, SN74S02 ... D, J OR N PACKAGE


(TOP VIEW)



SN5402 ... W PACKAGE
(TOP VIEW)



SN54S02, SN54S02 ... FK PACKAGE
SN74LS02, SN74S02 ... FN PACKAGE
(TOP VIEW)




NC: No internal connection

PRODUCTION DATA
This document contains production data for the SN5402, SN54102, SN541S02, SN54S02, SN7402, SN741S02, and SN74S02. It is not intended for use in the design of new products. It is the responsibility of the user to verify the information in this document against the actual device and its specifications.

TEXAS
INSTRUMENTS
POST OFFICE BOX 210012 • DALLAS, TEXAS 75265

schematics (each gate)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1): '02, 'LS02, 'S02	7 V
Input voltage: '02, 'L02, 'S02	8 V
Off-state output voltage: 'LS02	5.5 V
Operating free-air temperature range: SN54'	7 V
SN74'	-55°C to 125°C
Storage temperature range	0°C to 70°C
	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

TEXAS
INSTRUMENTS
POST OFFICE BOX 228012 • DALLAS, TEXAS 75202

recommended operating conditions

	SN5402			SN7402			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{OH} High-level output current			-0.4			-0.4	mA
I_{OL} Low-level output current			16			16	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN5402			SN7402			UNIT
		MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V_{IK}	$V_{CC} = \text{MIN.}$, $I_I = -12 \text{ mA}$			-1.5			-1.5	V
V_{OH}	$V_{CC} = \text{MIN.}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
V_{OL}	$V_{CC} = \text{MIN.}$, $V_{IH} = 2 \text{ V}$, $I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
I_I	$V_{CC} = \text{MAX.}$, $V_I = 5.5 \text{ V}$		1			1		mA
I_{IH}	$V_{CC} = \text{MAX.}$, $V_I = 2.4 \text{ V}$		40			40		μA
I_{IL}	$V_{CC} = \text{MAX.}$, $V_I = 0.4 \text{ V}$		-1.6			-1.6		mA
$I_{OS} §$	$V_{CC} = \text{MAX.}$	-20	-55		-18	-55		mA
$I_{CCH} §$	$V_{CC} = \text{MAX.}$, $V_I = 0 \text{ V}$	8	16		8	16		mA
$I_{CCL} §$	$V_{CC} = \text{MAX.}$, See Note 2	14	27		14	27		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time.

NOTE 2: One input at 4.5 V, all others at GND.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	A or B	Y	$R_L = 400 \Omega$, $C_L = 15 \text{ pF}$		12	22	ns
t_{PHL}				8	15		ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

TEXAS
INSTRUMENTS
POST OFFICE BOX 228012 • DALLAS, TEXAS 75202

recommended operating conditions

	SN54LS02			UNIT
	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	V
V _{IH} High-level input voltage	2			V
V _{IL} Low-level input voltage			0.7	V
I _{OH} High-level output current			-0.1	mA
I _{OL} Low-level output current			2	mA
T _A Operating free-air temperature	-55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54LS02			UNIT
		MIN	TYP ‡	MAX	
V _{OH}	V _{CC} = MIN, V _{IL} = 0.7 V, I _{OH} = -0.1 mA	2.4	3.3		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 2 mA		0.15	0.3	V
I _I	V _{CC} = MAX, V _I = 5.5 V			0.1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.4 V			10	µA
I _{IL}	V _{CC} = MAX, V _I = 0.3 V			-0.18	mA
I _{OS} §	V _{CC} = MAX	-3		-15	mA
I _{CCH}	V _{CC} = MAX, V _I = 0 V		0.8	1.6	mA
I _{CCL}	V _{CC} = MAX, See Note 2		1.4	2.6	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time.

NOTE 2: One input at 4.5 V, all others at GND.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A or B	Y	R _L = 4 kΩ, C _L = 50 pF		31	80	ns
t _{PHL}	A or B	Y	R _L = 4 kΩ, C _L = 50 pF		35	80	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

recommended operating conditions

	SN54LS02			SN74LS02			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.7			0.8	V
I _{OH} High-level output current			-0.4			-0.4	mA
I _{OL} Low-level output current			4			8	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54LS02			SN74LS02			UNIT
		MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = -0.4 mA	2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 8 mA					0.35	0.5	V
I _I	V _{CC} = MAX, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.7 V			20			20	µA
I _{IL}	V _{CC} = MAX, V _I = 0.4 V			-0.4			-0.4	mA
I _{OS} §	V _{CC} = MAX	-20		-100	-20		-100	mA
I _{CCH}	V _{CC} = MAX, V _I = 0 V		1.6	3.2		1.6	3.2	mA
I _{CCL}	V _{CC} = MAX, See Note 2		2.8	5.4		2.8	5.4	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: One input at 4.5 V, all others at GND.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A or B	Y	R _L = 2 kΩ, C _L = 15 pF		10	15	ns
t _{PHL}	A or B	Y	R _L = 2 kΩ, C _L = 15 pF		10	15	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

TYPES SN64S02, SN74S02
QUAD RUPLE 2-INPUT POSITIVE-NOR GATES

recommended operating conditions

		SN64S02			SN74S02			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-1			-1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55	125		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN64S02		SN74S02		UNIT
		MIN	TYP ‡ MAX	MIN	TYP ‡ MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA		-1.2		-1.2	V
V _{OH}	V _{CC} = MIN, V _I = 0.8 V, I _{OH} = -1 mA	2.5	3.1	2.7	3.4	V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 20 mA		0.5		0.5	V
I _I	V _{CC} = MAX, V _I = 5.5 V		1		1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.7 V		60		60	µA
I _{IL}	V _{CC} = MAX, V _I = 0.5 V		-2		-2	mA
I _{OS ‡}	V _{CC} = MAX	-40	-100	-40	-100	mA
I _{OH}	V _{CC} = MAX, V _I = 0 V		17 29		17 29	mA
I _{OL}	V _{CC} = MAX, See Note 2		28 46		28 46	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ All input times are one output delay time, and the duration of the short-circuit should not exceed one second.

NOTE 2: One input at 0.5 V, all others at GND.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			R _L = 280 Ω,	C _L = 15 pF				
t _{PLH}	A or B	Y				3.5	5.5	ns
t _{PHL}			R _L = 280 Ω,	C _L = 50 pF		5		ns
t _{PLH}						5		ns

NOTE 3: See General Information Section for load circuit and voltage waveforms.


8-BIT MAGNITUDE/IDENTITY COMPARATORS

D2017, JANUARY 1981 - REVISED DECEMBER 1983


- Compares Two 8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- LS882 and LS883 have 20-kΩ Pullup Resistors on the Q Inputs
- LS886 and LS887 ... New JT and NT 24-Pin, 3000-Mil Packages

TYPE	P	Q	ENABLE	CONFIGURATION	PULLUP
LS882	yes	yes	no	totem-pole	yes
LS883	yes	yes	no	open-collector	yes
LS884	yes	yes	no	totem-pole	no
LS885	yes	yes	no	open-collector	no
LS886	yes	yes	yes	totem-pole	no
LS887	yes	yes	yes	open-collector	no
LS888	yes	yes	no	totem-pole	no
LS889	yes	yes	no	open-collector	no

SN54LS88, SN54LS89 ... JT PACKAGE
SN74LS88, SN74LS89 ... DW, JT OR KT PACKAGE



SN54LS88, SN54LS89 ... JT PACKAGE
SN74LS88, SN74LS89 ... FN PACKAGE




NC - No Internal Connection

PRODUCTION DATA
This document contains information essential to the proper use of Texas Instruments products. It is the property of Texas Instruments and is loaned to your company. It and its contents are not to be distributed outside your company. Reproduction of this document is prohibited without written permission of Texas Instruments.


POST OFFICE BOX 22012 • DALLAS, TEXAS 75220

3-1295


SN54LS882 THRU SN54LS885 ... J PACKAGE
SN74LS882 THRU SN74LS885 ... DW, J OR N PACKAGE




SN54LS882 THRU SN54LS885 ... FN PACKAGE
SN74LS882 THRU SN74LS885 ... FN PACKAGE



SN54LS882, SN54LS883 ... J PACKAGE
SN74LS882, SN74LS883 ... DW, J OR N PACKAGE



SN54LS882, SN54LS883 ... FN PACKAGE
SN74LS882, SN74LS883 ... FN PACKAGE



TTL DEVICES

3

description


These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide $P = Q$ outputs and the 'LS682 thru 'LS687 provide $P > Q$ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS683, 'LS685, 'LS687, and 'LS689 have open-collector outputs. The 'LS682 and 'LS683 feature 20 k Ω pullup termination resistors on the Q inputs for analog or switch data.

FUNCTION TABLE

INPUTS		OUTPUTS	
DATA	ENABLES	$P = Q$	$P > Q$
P, Q	G1, G2		
P, Q	L, X	L	H
P, Q	X, L	H	L
P, Q	X, X	H	H
P, Q	H, X	H	H
P, Q	X, H	H	H
X, X	H, H	H	H

- NOTES
1. The last three lines of the function table apply only to the devices having enable inputs, i.e., 'LS686 thru 'LS689.
 2. The $P = Q$ function can be generated by applying the $P = Q$ and $P > Q$ outputs to a 2 input NAND gate.
 3. For 'LS686, 'LS687 G1 enables $P = Q$, and G2 enables $P > Q$.


logic symbols



1-1296


TEXAS
INSTRUMENTS
POST OFFICE BOX 228012 • DALLAS, TEXAS 75265

logic symbols (continued)




Pin numbers shown on logic notation are for DW, J, JT, N or NT packages

schematics of inputs and outputs




TEXAS
INSTRUMENTS
POST OFFICE BOX 228012 • DALLAS, TEXAS 75265

3-1297



Pin numbers shown on logic notation are for DW, J, or N packages



Pin numbers shown on logic notation are for DW, JT, or NT packages.

**TYPES SN54LS83, SN54LS85, SN54LS87, SN54LS89,
SN74LS83, SN74LS85, SN74LS87, SN74LS89
8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS**

Recommended operating conditions 1LS883, 1LS885, 1LS887, 1LS889

Supply voltage, V _{CC}	MIN	5	MAX	5.5	UNIT	V
High-level output voltage, V _{OH}	NOM	5	MAX	4.75	MIN	5.25
Low-level output voltage, V _{OL}	MIN	0.4	MAX	0.4	UNIT	V
Operating free-air temperature, T _A	MIN	-55	MAX	125	UNIT	°C

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54LS ²	SN74LS ²	UNIT
V _{IH}	High-level input voltage	MIN	2	V
V _{IL}	Low-level input voltage	MAX	0.7	V
V _T - V _{T'}	Hysteresis, F or Q input	MIN	0.4	V
V _{IK}	Input clamp voltage	MAX	-1.5	V
V _{OH}	High-level output voltage	MIN	2.50	V
V _{OL}	Low-level output voltage	MAX	0.25	V
I _I	Input current at maximum input voltage	MAX	0.1	mA
I _{IL}	Low-level input current	MAX	-0.4	mA
I _{IL}	High-level input current	MAX	-0.2	mA
I _{CC}	Supply current	MAX	40	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
²All typical values are at V_{CC} = 5 V, T_A = 25°C.
³V_{CC} is measured with any Q inputs grounded, all other inputs at 4.5 V, and all outputs open.

TTL DEVICES

PARAMETER ¹	FROM (INPUTS)	TO (OUTPUT)	TEST CONDITIONS	1LS883			1LS885			1LS887			1LS889			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	P	F = Q	R _L = 667 Ω, C _L = 45 pF, All other input low, See Note 3	30	45	45	30	45	45	20	35	35	24	40	ns	
t _{PLH}	P	F = Q		20	30	35	18	35	40	20	30	32	22	36	ns	
t _{PLH}	P	F = Q		24	35	45	24	45	50	24	35	40	24	40	ns	
t _{PLH}	P	F = Q		23	35	45	23	35	40	20	30	32	22	36	ns	
t _{PLH}	P	F = Q		31	45	45	32	45	45	18	30	30	18	30	ns	
t _{PLH}	P	F = Q		17	30	35	16	35	35	24	35	35	24	35	ns	
t _{PLH}	P	F = Q		30	45	45	30	45	45	24	35	35	24	35	ns	
t _{PLH}	P	F = Q		21	30	35	20	35	35	16	30	30	16	30	ns	
t _{PLH}	P	F = Q								24	35	35	24	35	ns	
t _{PLH}	P	F = Q								16	30	30	16	30	ns	


CONECTORES

Os conectores da placa CPU-III e suas respectivas relações de sinais são mostrados a seguir.

1 Conectores de Expansão


A placa CPU-III possui 8 conectores de expansão totalmente compatíveis com os dos microcomputadores IBM-PC e IBM-PC-XT.

Estes conectores são identificados como CN10-F, CN11-F, CN12-F, CN13-F, CN15-F, CN16-F, CN18-F e CN19-F, mostrados a seguir:




Anexo 4

Catálogos



GEFRAN
BRASIL
INSTRUMENTAÇÃO INDUSTRIAL




TRANSDUTOR DE PRESSÃO ALTA TEMPERATURA SÉRIE SP

Os Transdutores de Pressão para Alta Temperatura série SP foram projetados para utilização na indústria de polímeros. Podem ser fornecidos em três classes de precisão, com diafragma em aço inox 17-4 PH ou Hastelloy C-4 e com sinal de saída em mV ou amplificado.

Campo de Medição	0-35 a 0-2000 bar	
Erro Combinado	< 0,5% - 1% - 2% F.E.	
Máxima Temperatura do Fluido	400°C	
Sensibilidade	2,5 - 3,3 mV/V	0-1/0-5/0-10 Vdc 0-20/4-20 mA
Tensão de Alimentação	7 a 10 Vdc	15 a 30 Vdc
Rosca	1/2-20 UNF	M14x1,5 M18x1,5
Princípio de Medição	Strain Gage	

TRANSDUTOR DE PRESSÃO A FILME FINO SÉRIE TF


Os Transdutores de Pressão Série TF são produzidos com tecnologia de Filme Fino, onde o extensômetro é depositado a alto vácuo diretamente sobre a membrana sensora, o que lhes confere uma vida elevada, ausência de creep e alta estabilidade.




Campo de Medição	0-50 a 0-700 bar	
Erro Combinado	< 0,5% F.E.	
Erro de Repetibilidade	< 0,1% F.E.	
Sensibilidade	3 mV/V	
Temperatura de Utilização	-20 a +120°C	
Material do Elemento Sensor	Aço Inox 17-4 PH	

TRANSDUTOR DE PRESSÃO SÉRIE TP

Os Transdutores de Pressão Série TP possuem princípio de medição por Strain Gage. Podem ser fornecidos com membrana interna e sinal de saída em mV (TP-86) ou amplificado (TP-89), ou com membrana rasante e sinal de saída em mV (TPF-86) ou amplificado (TPF-89).



Campo de Medição	0-10 a 0-2000 bar	
Erro Combinado	< 0,25% - 0,5% - 1% F.E.	
Erro de Repetibilidade	< 0,1% F.E.	
Sensibilidade TP-86 e TPF-86	3 mV/V	
TP-89 e TPF-89	0-1/0-5/0-10 Vdc	0-20/4-20 mA
Temperatura de Utilização	-30 a +100°C	
Material do Elemento Sensor	Aço Inox 17-4 PH	




CÉLULAS DE CARGA MODELOS CM, TC E TH

As Células de Carga Modelo CM, TC e TH possuem princípio de medição por Strain Gage e podem ser utilizadas para pesagem industrial, automação, laboratórios de testes, etc.

Campo de Medição	0 - 100 a 0-5000 kgf
Erro Combinado	< 0,2% - 0,1% F.E.
Erro de Repetibilidade	< 0,01% F.E.
Sensibilidade	2 - 3 mV/V
Temperatura de Utilização	-20 a +100°C
Material	Aço Inox 17-4 PH

CÉLULAS DE CARGA MODELO SH


As Células de Carga Modelo SH são ideais para utilização em pesagens industriais. Possuem corpo robusto e compacto e princípio de medição por Strain Gage.




Campo de medição	0-5 a 0-30 kN
Erro Combinado	< 0,05% F.E.
Erro de Repetibilidade	< 0,01% F.E.
Sensibilidade	2 mV/V
Temperatura de Utilização	-20 a + 80 °C
Material	Aço Inox 17-4 PH

CÉLULAS DE CARGA TOROIDAIS MODELOS CT E CTS

As Células de Carga Toroidais possuem princípio de medição por Strain Gage e podem ser instaladas em colunas de máquinas. As células modelo CT podem ser utilizadas em extrusoras para monitorar indiretamente a pressão através da força de reação e as modelo CTS em máquinas injetoras para monitorar a tensão das colunas, entre outras aplicações.




Campo de Medição	0-10 a 0-300 tf
Erro Combinado	< 0,5% F.E.
Erro de Repetibilidade	< 0,15% F.E.
Sensibilidade	2 mV/V
Temperatura de Utilização	-20 a + 100 °C
Material	Aço Inox 17-4 PH



TRANSDUTORES LINEARES DE POSIÇÃO MODELO LT

Os Transdutores Modelo LT são potenciômetros lineares com pista plástica condutiva, indicados para medição e controle de posição e deslocamentos até 900 mm.


Curso Elétrico	0-50 a 0-900 mm
Resistência	5 ou 10 kΩ (dependendo do curso)
Erro de Linearidade	< ± 0,05% F.E.
Vida	> 100x10 ⁶ deslocamentos
Velocidade de Acionamento	≤ 5m/s (10m/s opcional)



TRANSDUTORES LINEARES DE POSIÇÃO MODELO PK

Os Transdutores Modelo PK são potenciômetros lineares com pista plástica condutiva com saída lateral do cursor, indicados para medição e controle de posição e deslocamentos até 2000mm.


Curso Elétrico	0-100 a 0-2000 mm
Resistência	5 ou 10 ou 20 kΩ (dependendo do curso)
Erro de Linearidade	< ± 0,1% - ± 0,05% F.E.
Vida	> 100x10 ⁶ deslocamentos ou > 25x10 ⁶ m
Velocidade de Acionamento	< 10 m/s



TRANSDUTORES LINEARES DE POSIÇÃO MODELO PC

Os Transdutores Modelo PC são potenciômetros lineares com pista plástica condutiva, com articulação nas duas extremidades para fixação, indicados para medição e controle de posição e deslocamentos até 750mm.


Curso Elétrico	0-50 a 0-750 mm
Resistência	5 ou 10 kΩ (dependendo do curso)
Erro de Linearidade	< ± 0,05% F.E.
Vida	> 100x10 ⁶ deslocamentos
Velocidade de Acionamento	< 5 m/s



TRANSDUTORES LINEARES DE POSIÇÃO PY1, PY2 E PY3

Os Transdutores Modelo PY são potenciômetros lineares com pista plástica condutiva, indicados para medição e controle de posição e pequenos deslocamentos mecânicos. O modelo PY1 possui um acoplamento esférico que elimina esforços em montagens desalinhadas. Os modelos PY2 e PY3 são apalpadores lineares, sendo que o primeiro possui uma esfera e o segundo um rolete na extremidade da haste.


Curso Elétrico	0-25 a 0-150 mm
Resistência	1 ou 5 kΩ (dependendo do curso)
Erro de Linearidade	< ± 0,1% - ± 0,2% F.E.
Vida	100x10 ⁶ deslocamentos
Velocidade de Acionamento	< 10 m/s



Curso Elétrico	340 ° - 345 ° - 350 °
Resistência	1 ou 4,7 ou 10 kΩ
Erro de Linearidade	< 0,5% F.E.
Vida	> 20x10 ⁶ operações
Máxima Rotação	600 RPM

TRANSDUTORES ROTATIVOS DE POSIÇÃO SÉRIE PS

Os Transdutores Série PS são potenciômetros rotativos com pista plástica condutiva, indicados para medição e controle de posição e deslocamentos angulares.




INDICADOR DIGITAL MICROPROCESSADO MODELO 100/200/201

Os Instrumentos modelo 100, 200 e 201 são indicadores digitais microprocessados para painel de 3 dígitos (100 e 200) e 3 1/2 dígitos (201), com até 4 alarmes através de relés, totalmente configuráveis, com possibilidade de saída de 24 Vdc para alimentação de transmissores. Possuem entrada para sinais de termopar, termo-resistência, potenciômetros e sinais em corrente e tensão dc.


Entrada	Termopar tipo J/K/S/T Tensão 0-50mV, 0-10Vdc Potenciômetro 2 a 20 kΩ	Termo-resistência Pt100 Corrente 0-20/4-20mA
Alarme	até 4 alarmes através de relés	
Alimentação para Transmissor	24Vdc/30mA (modelos 200 e 201)	
Display	3 dígitos (100 e 200)	3 1/2 dígitos (201)
Alimentação	100/220Vac	24/240Vac 50/60Hz
Dimensão	100: 48x48mm	200 e 201: 96x48mm

INDICADOR DIGITAL MODELO TEM 350

O Instrumento TEM 350 é um indicador para painel projetado para monitorar sinais de transdutores de pressão e células de carga a strain gage, transdutores de posição resistivos e sinais em tensão e corrente dc. Possui duas saídas de alarme através de relés com ajuste local ou remoto, duas saídas auxiliares, uma em tensão e outra em corrente, memória de pico máximo e ajuste de zero e ganho através de potenciômetro no painel frontal.



Entrada	Strain Gage R ≥ 350Ω Corrente 0-20/4-20 mA	Potenciômetro R ≥ 500 Ω Tensão 5 mV a 10Vdc
Alimentação para Transdutor	10Vdc/40mA ou 15Vdc/40mA	
Display	3 1/2 dígitos	
Alarmes	2 alarmes através de relés ajustáveis na faixa de 0-100%	
Alimentação	110/220Vac ou 24/48Vac 50/60 Hz	
Dimensão	96x48x152mm (DIN 43700)	



INDICADOR DIGITAL SÉRIE 2000

O Instrumento Modelo 2000 é um indicador digital microprocessado para painel, com 3 1/2 dígitos, 2 saídas de alarme através de relés com ajuste local ou remoto, saída auxiliar em tensão ou corrente, memória de pico máximo, saída serial e rearme local ou remoto. Pode ser utilizado para monitorar sinais de sensores de temperatura, transdutores de pressão e células de carga a strain gage, transdutores de posição resistivos, sinais em corrente e tensão ac e dc e em frequência. O Instrumento Modelo 2001 é um controlador digital microprocessado "single loop" de ação PI. Possui as mesmas características do modelo 2000, exceto para, medição de temperatura e sinais em tensão e corrente ac.

O Instrumento Modelo 2008, além de todas as características do modelo 2000, possui entrada para até 8 zonas de medição.

Através do módulo M8, pode-se expandir para até 10 o número de saídas de alarmes através de relés.

Entrada	Termopar tipo J/L/K/R/S/B/T	Termoresistência Pt100
	Strain Gage 1,5 a 3,3 mV/V	Potenciômetro $R \geq 300 \Omega$
	Tensão dc 20mV a 500V	Tensão ac 100mV a 500V
	Corrente dc 200 μ A a 2A	Corrente ac 2mA a 5A
	Frequência 200Hz a 20kHz	

Alimentação para Transdutor	5 a 15 Vdc
Alarmes	2 alarmes através de relés ajustáveis na faixa de 0-100%
Display	3 1/2 dígitos
Alimentação	24/110/220Vac 50/60 Hz
Dimensão	96x48x152mm (DIN43700)



**GEFRAN
BRASIL**
INSTRUMENTAÇÃO INDUSTRIAL

GEFRAN BRASIL ELETROELETRÔNICA LTDA.
Al. Barão de Limeira, 739 - S/I
01202 - São Paulo - SP
Tel.: 011 / 223-8827
Fax.: 011 / 223-8827



**GRUPPO
GEFRAN**
INDUSTRIAL ELECTRONICS

